A Compact Nonquasi-Static MOSFET Model Based on the Equivalent Nonlinear Transmission Line (Englisch)
- Neue Suche nach: Pesic, T. V.
- Neue Suche nach: Jankovic, N. D.
- Neue Suche nach: Pesic, T. V.
- Neue Suche nach: Jankovic, N. D.
In:
IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
;
24
, 10
;
1550-1561
;
2005
-
ISSN:
- Aufsatz (Zeitschrift) / Print
-
Titel:A Compact Nonquasi-Static MOSFET Model Based on the Equivalent Nonlinear Transmission Line
-
Beteiligte:Pesic, T. V. ( Autor:in ) / Jankovic, N. D. ( Autor:in )
-
Erschienen in:IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS ; 24, 10 ; 1550-1561
-
Verlag:
- Neue Suche nach: IEEE INSTITUTE OF ELECTRICAL AND ELECTRONICS
-
Erscheinungsdatum:01.01.2005
-
Format / Umfang:12 pages
-
ISSN:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Print
-
Sprache:Englisch
- Neue Suche nach: 621.38173 / 621
- Weitere Informationen zu Dewey Decimal Classification
-
Klassifikation:
-
Datenquelle:
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Inhaltsverzeichnis – Band 24, Ausgabe 10
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 1485
-
Device Simulation - A Method for Generating Structurally Aligned Grids for Semiconductor Device SimulationHeitzinger, C. et al. | 2005
- 1485
-
A method for generating structurally aligned grids for semiconductor device simulationHeitzinger, C. / Sheikholeslami, A. / Jong Mun Park, / Selberherr, S. et al. | 2005
- 1492
-
Quasi-static scheduling of independent tasks for reactive systemsCortadella, J. / Kondratyev, A. / Lavagno, L. / Passerone, C. / Watanabe, Y. et al. | 2005
- 1492
-
Embedded Systems - Quasi-Static Scheduling of Independent Tasks for Reactive SystemsCortadella, J. et al. | 2005
- 1515
-
Combining ordered best-first search with branch and bound for exact BDD minimizationEbendt, R. / Gunther, W. / Drechsler, R. et al. | 2005
- 1515
-
Logic Synthesis - Combining Ordered Best-First Search With Branch and Bound for Exact BDD MinimizationEbendt, R. et al. | 2005
- 1530
-
Intra-task voltage scheduling on DVS-enabled hard real-time systemsDongkun Shin, / Jihong Kim, et al. | 2005
- 1530
-
Low Power Design - Intra-Task Voltage Scheduling on DVS-Enabled Hard Real-Time SystemsShin, D. et al. | 2005
- 1550
-
A compact nonquasi-static MOSFET model based on the equivalent nonlinear transmission linePesic, T.V. / Jankovic, N.D. et al. | 2005
- 1550
-
Modeling - A Compact Nonquasi-Static MOSFET Model Based on the Equivalent Nonlinear Transmission LinePesic, T.V. et al. | 2005
- 1562
-
EPEEC: comprehensive SPICE-compatible reluctance extraction for high-speed interconnects above lossy multilayer substratesRong Jiang, / Wenyin Fu, / Charlie Chung-Ping Chen, et al. | 2005
- 1562
-
Parasitic Extraction - EPEEC: Comprehensive SPICE-Compatible Reluctance Extraction for High-Speed Interconnects Above Lossy Multilayer SubstratesJiang, R. et al. | 2005
- 1572
-
Reconfigurable Systems - Resource Allocation for Coarse-Grain FPGA DevelopmentEguro, K. et al. | 2005
- 1572
-
Resource allocation for coarse-grain FPGA developmentEguro, K. / Hauck, S.A. et al. | 2005
- 1582
-
Schematic array models for associative and non-associative memory circuitsBose, S. / Nandi, A. et al. | 2005
- 1582
-
Testing - Schematic Array Models for Associative and Non-Associative Memory CircuitsBose, S. et al. | 2005
- 1594
-
On reducing test application time for scan circuits using limited scan operations and transfer sequencesYonsang Cho, / Pomeranz, I. / Reddy, S.M. et al. | 2005
- 1594
-
Testing - On Reducing Test Application Time for Scan Circuits Using Limited Scan Operations and Transfer SequencesCho, Y. et al. | 2005
- 1606
-
Fault diagnosis and logic debugging using Boolean satisfiabilitySmith, A. / Veneris, A. / Ali, M.F. / Viglas, A. et al. | 2005
- 1606
-
Testing - Fault Diagnosis and Logic Debugging Using Boolean SatisfiabilitySmith, A. et al. | 2005
- 1622
-
An efficient heterogeneous tree multiplexer synthesis techniqueHsu-Wei Huang, / Cheng-Yeh Wang, / Jing-Yang Jou, et al. | 2005
- 1622
-
SHORT PAPERS - An Efficient Heterogeneous Tree Multiplexer Synthesis TechniqueHuang, H.-W. et al. | 2005
- 1629
-
SHORT PAPERS - Evaluating the Reliability of NAND Multiplexing With PRISMNorman, G. et al. | 2005
- 1629
-
Evaluating the reliability of NAND multiplexing with PRISMNorman, G. / Parker, D. / Kwiatkowska, M. / Shukla, S. et al. | 2005
- 1637
-
Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock treeSaaied, H. / Al-Khalili, D. / Al-Khalili, A.J. / Nekili, M. et al. | 2005
- 1637
-
SHORT PAPERS - Simultaneous Adaptive Wire Adjustment and Local Topology Modification for Tuning a Bounded-Skew Clock TreeSaaied, H. et al. | 2005
- 1644
-
2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006)| 2005
- 1644
-
ANNOUNCEMENTS - Call for Papers: IEEE ISCAS 2006| 2005
- c1
-
Table of contents| 2005
- c2
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems publication information| 2005
- c3
-
IEEE Circuits and Systems Society Information| 2005
- c4
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Information for authors| 2005