An Approach toward Accurately Timed TLM+ for Embedded System Models (Englisch)

edaWorkshop 11 - Proceedings; 2011; Dresden, Germany
in edaWorkshop 11 ; 6
edaWorkshop 11

To enable the design and verification of complex systems on chip, newmodelling styles for virtual prototypes (VPs) with high communication abstraction were suggested such as the TLM2.0 generic payload transaction or TLM+ transfers. With such abstraction, each driver function of the embedded SW is modelled by a single transaction to transfer a block of data or a data structure. This work presents a methodology to model the timing behaviour for such highly abstracted communication. First, a non-intrusive tracing mechanism for extracting the necessary timing parameters from a simulation of the driver functions is presented. Using this trace file, an offline profiler retrieves the statistics of HW activities and the timing characteristics of the driver functions. Such information is stored in a library. For a simulation with block mode, the timing information in the library is used to time the highly abstracted transactions. In order to deal with multiple accesses to shared resources, a novel scheduling algorithm is developed to determine the additional delays due to conflicting accesses on shared HW modules. Experimental results show an accumulated error of less than 1% and a performance gain of 472.

Wie erhalte ich diesen Titel?
Download
Kommerziell Vergütung an den Verlag: 12,75 € Grundgebühr: 4,00 € Gesamtpreis: 16,75 €
Akademisch Vergütung an den Verlag: 12,75 € Grundgebühr: 2,00 € Gesamtpreis: 14,75 €

Dokumentinformationen


Inhaltsverzeichnis Konferenzband

Das Inhaltsverzeichnis des Konferenzbandes wird automatisch erzeugt, daher kann es lückenhaft sein, obwohl alle Artikel in der TIB verfügbar sind.

Reliability Optimization of Analog Circuits with Aged Sizing Rules and Area Trade-off
Pan, Xin / Graeb, Helmut | 2011
An Approach toward Accurately Timed TLM+ for Embedded System Models
Lu, Kun / Müller-Gritschneder, Daniel / Ecker, Wolfgang / Esen, Volkan / Velten, Michael / Schlichtmann, Ulf | 2011
An NBTI model for efficient transient simulation of analogue circuits
Salfelder, Felix / Hedrich, Lars | 2011
Eine Methodik zur Nutzung von klassischen IP-Blöcken in 3D-Schaltkreisen
Knechtel, Johann / Lienig, Jens | 2011
Virtueller Prototyp einer faseroptischen Drehratenmesseinheit mit SystemC-AMS
Rieke, Stefan / Waydhas, Oliver | 2011
Shared-memory communication in distributed SoCs on multi-FPGA systems
Müller, Marcus / Brandel, Oliver / Krahn, Alexander / Fengler, Wolfgang | 2011
3D Physical Design: Challenges and Solutions
Fischbach, Robert / Lienig, Jens / Meister, Tilo | 2011
A Performance Comparison Between the SystemC-AMS Models of Computation
Paugnat, Franck / Bousquet, Laurent / Morin-Alwry, Katell / Fesquet, Laurent | 2011
Fully Coupled Circuit and Device Simulation with Exploitation of Algebraic Multigrid Linear Solvers
Klaassen, Bernhard / Clees, Tanja / Tischendorf, Caren / Selva Soto, Monica / Baumanns, Sascha | 2011
Impact Estimation for Design Flow Changes
Koppe, Roland / Häusler, Stefan / Poppen, Frank / Hahn, Axel | 2011
Robustness evaluation of embedded software systems
Lu, Weiyun / Metzdorf, Malte / Helms, Domenik / Radetzki, Martin / Nebel, Wolfgang | 2011

Ähnliche Titel