Shared-memory communication in distributed SoCs on multi-FPGA systems (Englisch)

In: edaWorkshop 11   ;  6  ;  2011

Wie erhalte ich diesen Titel?

Kommerziell Vergütung an den Verlag: 12,75 € Grundgebühr: 4,00 € Gesamtpreis: 16,75 €
Akademisch Vergütung an den Verlag: 12,75 € Grundgebühr: 2,00 € Gesamtpreis: 14,75 €

In the field of high-precision measurement and control systems distributed multi-processor systems-on-chip on interconnected FPGA assemblies are a platform choice with the potential to achieve the required embedded real-time application performance. While there are multiple established on-chip system standards available, the off-chip communication is often subject to custom development. This paper introduces an interface component, which establishes a distributed shared memory with a unified global address space to abstract from an underlying physical bus topology. The shared memory implementation structure as part of a SoC design is introduced and the achievable performance on an experimental multi-FPGA platform is analysed.

Inhaltsverzeichnis Konferenzband

Das Inhaltsverzeichnis des Konferenzbandes wird automatisch erzeugt, daher kann es lückenhaft sein, obwohl alle Artikel in der TIB verfügbar sind.

Reliability Optimization of Analog Circuits with Aged Sizing Rules and Area Trade-off
Pan, Xin / Graeb, Helmut | 2011
3D Physical Design: Challenges and Solutions
Fischbach, Robert / Lienig, Jens / Meister, Tilo | 2011
A Performance Comparison Between the SystemC-AMS Models of Computation
Paugnat, Franck / Bousquet, Laurent / Morin-Alwry, Katell / Fesquet, Laurent | 2011
Fully Coupled Circuit and Device Simulation with Exploitation of Algebraic Multigrid Linear Solvers
Klaassen, Bernhard / Clees, Tanja / Tischendorf, Caren / Selva Soto, Monica / Baumanns, Sascha | 2011
Impact Estimation for Design Flow Changes
Koppe, Roland / Häusler, Stefan / Poppen, Frank / Hahn, Axel | 2011
Robustness evaluation of embedded software systems
Lu, Weiyun / Metzdorf, Malte / Helms, Domenik / Radetzki, Martin / Nebel, Wolfgang | 2011
Eine Methodik zur Nutzung von klassischen IP-Blöcken in 3D-Schaltkreisen
Knechtel, Johann / Lienig, Jens | 2011
Shared-memory communication in distributed SoCs on multi-FPGA systems
Müller, Marcus / Brandel, Oliver / Krahn, Alexander / Fengler, Wolfgang | 2011
Virtueller Prototyp einer faseroptischen Drehratenmesseinheit mit SystemC-AMS
Rieke, Stefan / Waydhas, Oliver | 2011
An NBTI model for efficient transient simulation of analogue circuits
Salfelder, Felix / Hedrich, Lars | 2011
An Approach toward Accurately Timed TLM+ for Embedded System Models
Lu, Kun / Müller-Gritschneder, Daniel / Ecker, Wolfgang / Esen, Volkan / Velten, Michael / Schlichtmann, Ulf | 2011