Log in first for optimal use of all functions!

Register File Partitioning and Compiler Support for Reducing Embedded Processor Power Consumption (English)

In: IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS   ;  18 ,  8  ;  1248-1252  ;  2010
  • ISSN:
    1063-8210
  • Article (Journal)  /  Print

How to get this title?

TIB document delivery Purchase
Pricing information
Alternative Version
Electronic version available

Export, share and cite

© Metadata Copyright the British Library Board and other contributors. All rights reserved.

Table of contents – Volume 18, Issue 8

Show all volumes and issues

The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.

1145
A High-Performance Unified-Field Reconfigurable Cryptographic Processor
Jun-Hong Chen, / Ming-Der Shieh, / Wen-Ching Lin, et al. | 2010
1145
Computer Security A High-Performance Unified-Field Reconfigurable Cryptographic Processor
Chen, J-H et al. | 2010
1159
Time-Multiplexed Compressed Test of SOC Designs
Kinsman, Adam B / Nicolici, Nicola et al. | 2010
1159
Testing Time-Multiplexed Compressed Test of SOC Designs
Kinsman, A B et al. | 2010
1173
Power Analysis and Optimization Variation-Aware System-Level Power Analysis
Chandra, S et al. | 2010
1173
Variation-Aware System-Level Power Analysis
Chandra, Saumya / Lahiri, Kanishka / Raghunathan, Anand / Dey, Sujit et al. | 2010
1185
An Energy Efficient Layered Decoding Architecture for LDPC Decoder
Jie Jin, / Chi-ying Tsui, et al. | 2010
1196
C-Pack: A High-Performance Microprocessor Cache Compression Algorithm
Xi Chen, / Lei Yang, / Dick, Robert P / Li Shang, / Lekatsas, Haris et al. | 2010
1196
Microprocessors C-Pack: A High-Performance Microprocessor Cache Compression Algorithm
Chen, X et al. | 2010
1209
A Scalable Circuit-Architecture Co-Design to Improve Memory Yield for High-Performance Processors
Ndai, Patrick / Goel, Ashish / Roy, Kaushik et al. | 2010
1220
On Reducing Test Power and Test Volume by Selective Pattern Compression Schemes
Chia-Yi Lin, / Hsiu-Chuan Lin, / Hung-Ming Chen, et al. | 2010
1220
TRANSACTIONS BRIEFS On Reducing Test Power and Test Volume by Selective Pattern Compression Schemes
Lin, C-Y et al. | 2010
1225
Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing
Ning Zhu, / Wang Ling Goh, / Weija Zhang, / Kiat Seng Yeo, / Zhi Hui Kong, et al. | 2010
1230
Robust Fault Models Where Undetectable Faults Imply Logic Redundancy
Pomeranz, Irith / Reddy, Sudhakar M et al. | 2010
1234
Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over GF(2m) Using Multiple Parity Prediction Schemes
Lee, C-Y et al. | 2010
1234
Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over ${\rm GF}(2^{m})$ Using Multiple Parity Prediction Schemes
Chiou-Yng Lee, / Meher, Pramod Kumar / Patra, Jagdish Chandra et al. | 2010
1234
Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over Using Multiple Parity Prediction Schemes
Lee, C.-Y. / Meher, P.K. / Patra, J.C. et al. | 2010
1238
Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System Integration
Niitsu, Kiichi / Kohama, Yoshinori / Sugimori, Yasufumi / Kasuga, Kazutaka / Osada, Kenichi / Irie, Naohiko / Ishikuro, Hiroki / Kuroda, Tadahiro et al. | 2010
1243
On the Power Management of Simultaneous Multithreading Processors
Youssef, Ahmed / Zahran, Mohamed / Anis, Mohab / Elmasry, Mohamed et al. | 2010
1248
Register File Partitioning and Compiler Support for Reducing Embedded Processor Power Consumption
Xuan Guan, / Yunsi Fei, et al. | 2010
1253
An Adaptive Algorithm for Single-Electron Device and Circuit Simulation
Allec, Nicholas / Knobel, Robert G / Li Shang, et al. | 2010
1257
Low-Cost and Energy-Efficient Distributed Synchronization for Embedded Multiprocessors
Chenjie Yu, / Petrov, Peter et al. | 2010
1262
Corrections to “Unified Logical Effort—A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect” [May 10 689-696]
Morgenshtein, Arkadiy / Friedman, Eby G. / Ginosar, Ran / Kolodny, Avinoam et al. | 2010
1262
Corrections to "Unified Logical Effort — A Method for Delay Evaluation and Minimization in Logic Paths with RC Interconnect"
Morgenshtein, A et al. | 2010
1263
Over 1 million scientific documents
| 2010
1264
IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors
| 2010
C1
Table of contents
| 2010
C2
IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information
| 2010
C3
IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information
| 2010

How to get this title?

TIB document delivery Purchase
Pricing information
Alternative Version
Electronic version available

Export, share and cite

Feedback