A Reconfigurable Architecture for Load-Balanced Rendering (English)

In: Graphics Hardware   ;  71-80  ;  2005

How to get this document?

Download
Commercial Copyright fee: €14.50 Basic fee: €4.00 Total price: €18.50
Academic Copyright fee: €4.50 Basic fee: €2.00 Total price: €6.50

Commodity graphics hardware has become increasingly programmable over the last few years but has been limited to fixed resource allocation. These architectures handle some workloads well, others poorly; load-balancing to maximize graphics hardware performance has become a critical issue. In this paper, we explore one solution to this problem using compile-time resource allocation. For our experiments, we implement a graphics pipeline on Raw, a tile-based multicore processor. We express both the full graphics pipeline and the shaders using StreamIt, a high-level language based on the stream programming model. The programmer specifies the number of tiles per pipeline stage, and the StreamIt compiler maps the computation to the Raw architecture. We evaluate our reconfigurable architecture using a mix of common rendering tasks with different workloads and improve throughput by 55-157% over a static allocation. Although our early prototype cannot compete in performance against commercial state-of-the-art graphics processors, we believe that this paper describes an important first step in addressing the load-balancing challenge.

  • Title:
    A Reconfigurable Architecture for Load-Balanced Rendering
  • Author / Creator:
  • Published in:
  • Publisher:
    The Eurographics Association
  • Place of publication:
    Postfach 8043, 38621 Goslar, Germany
  • Year of publication:
    2005
  • Size:
    10 pages
  • ISBN:
  • ISSN:
  • DOI:
  • Type of media:
    Conference paper
  • Type of material:
    Electronic Resource
  • Language:
    English
  • Source:
  • Export:
  • ORKG:

Table of contents conference proceedings

The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.

7
GPU-Accelerated High-Quality Hidden Surface Removal
Wexler, Daniel / Gritz, Larry / Enderton, Eric / Rice, Jonathan | 2005
15
KD-Tree Acceleration Structures for a GPU Raytracer
Foley, Tim / Sugerman, Jeremy | 2005
23
Split-Plane Shadow Volumes
Laine, Samuli | 2005
33
Hexagonal Storage Scheme for Interleaved Frame Buffers and Textures
Bando, Yosuke / Saito, Takahiro / Fujita, Masahiro | 2005
41
A Fast, Energy-Efficient Z-Comparator
Hensley, Justin / Singh, Montek / Lastra, Anselmo | 2005
45
A Hardware Architecture for Multi-Resolution Volume Rendering
G.Wetekam / Staneker, D. / Kanus, U. / M.Wand | 2005
53
Hardware-Compatible Vertex Compression Using Quantization and Simplification
Purnomo, Budirijanto / Bilodeau, Jonathan / Cohen, Jonathan D. / Kumar, Subodh | 2005
63
iPACKMAN: High-Quality, Low-Complexity Texture Compression for Mobile Phones
Ström, Jacob / Akenine-Möller, Tomas | 2005
71
A Reconfigurable Architecture for Load-Balanced Rendering
Chen, Jiawen / Gordon, Michael I. / Thies, William / Zwicker, Matthias / Pulli, Kari / Durand, Frédo | 2005
81
Fully Procedural Graphics
Whitted, T. / Kajiya, J. | 2005
91
Optimal Automatic Multi-pass Shader Partitioning by Dynamic Programming
Heirich, Alan | 2005
99
Generic Mesh Refinement on GPU
Boubekeur, Tamy / Schlick, Christophe | 2005
105
Modified Noise for Evaluation on Graphics Hardware
Olano, Marc | 2005