High-reliable multi-level phase change memory with bipolar selectors (English)

2009 IEEE 8th International Conference on ASIC
IEEE ; 2009
  • New search for: IEEE

This paper proposed a novel 2B2R (two bipolar transistors& two phase change resistors) cell structure and a ratio-based state definition scheme for 3-value N-doped Ge2Se2Te5 phase change memory, and realized high density and high reliable phase change storage1.

How to get this document?
Download
Commercial Copyright fee: €29.69 Basic fee: €4.00 Total price: €33.69
Academic Copyright fee: €29.69 Basic fee: €2.00 Total price: €31.69

Document information


Table of contents conference proceedings

The table of contents of the conference proceedings is generated automatically, so it can be incomplete, although all articles are available in the TIB.

1
Title pages
| 2009
1
A LUT-based VRC model for random logic function evolution
Haixiang Bu, / Liguang Chen, / Jinmei Lai, | 2009
1
Terahertz CMOS circuit design and applications for ultra-high data rate (≫100Gbps) communication
Chang, Mau-Chung Frank | 2009
3
How to achieve ultra low power video processing?
Goto, Satoshi | 2009
4
Future directions for RF IC design in silicon microelectronic technologies
Long, J.R. | 2009
5
Silicon-on-Clothes (SoC) and its healthcare applications
Yoo, Hoi-Jun | 2009
7
Advancing Moore's law: Challenges and opportunities
Peng Bai, | 2009
9
Designer's Issues in 3D IC
Kyung, Chong-Min | 2009
10
Assertion-Based Verification
Yunshan Zhu, | 2009
11
High speed DDR memory interface design
Zhao, Brian | 2009
12
Maximizing Lithium battery life safely and inexpensively when charging portable devices
Shiyan Pei, | 2009
13
Scan design and DFT practices
Linming Jin, | 2009
14
Introduction to SystemVerilog and SystemC
Sobelman, Gerald E. / Xiaofang Zhou, | 2009
15
Introduction to C-based high level synthesis
Jianwen Zhu, | 2009
16
ASIP (Application Specific Instruction-set Processors) design
Liu, Dake | 2009
17
Low power design of vlsi circuits and systems
Zhao, Peiyi / Wang, Zhongfeng | 2009
21
A multi-channel, area-efficient, audio sampling rate interpolator
Haipeng Kuang, / Dejiang Wang, / Gang Zhou, / Zhengping Xu, | 2009
25
Low-power MCML circuit with sleep-transistor
Kim, Jeong Beom | 2009
29
Architecture design of variable lengths instructions expansion for VLIW
Yuan Liu, / Hu He, / Teng Xu, | 2009
33
A systolic architecture with linear space complexity for longest common subsequence problem
Chuanpeng Chen, / Zhongping Qin, | 2009
37
SFG realization of wavelet filter using switched-current circuits
Zhao, Wenshan / He, Yigang / Sun, Yichuang | 2009
41
Design of a high reliable L1 data cache with redundant cache
Zhaolin Li, / Xinyue Zhang, / Huiqing Luo, | 2009
46
Switching activity calculation of VLSI adders
Baran, Dursun / Aktan, Mustafa / Karimiyan, Hossein / Oklobdzija, Vojin G. | 2009
50
A precise SystemC-AMS model for Charge Pump Phase Lock Loop with multiphase outputs
Xu, Tao / Lincklaen Arriens, Huib / van Leuken, Rene / de Graaf, Alexander | 2009
54
A 2.84W 16port Switch ASIC for high performance computing systems
Shen, Hua / Ding-shan You, / Like Liu, / Jia Yang, / Xiao-xiao Jiang, | 2009
58
Design of multi-valued double-edge-triggered JK flip-flop based on neuron MOS transistor
Yuejun Zhang, / Pengjun Wang, | 2009
62
Trends of terascale computing Chips in the next ten years
Lu, Zhonghai / Jantsch, Axel | 2009
67
A high power efficiency reconfigurable processor for multimedia processing
Peng Dai, / Xin'an Wang, / Xing Zhang, / Qiuqi Zhao, / Yan Zhou, / Yachun Sun, | 2009
71
DReNoC: A dynamically reconfigurable computing system based on network-on-chip
Ying-Chun Chen, / Gao-Ming Du, / Luo-Feng Geng, / Duo-Li Zhang, / Ming-Lun Gao, | 2009
75
An efficient parallel instruction execution method for VLIW DSP
Mengjun Sun, / Zheng Shen, / Hu He, | 2009
79
Dynamic context management for coarse-grained reconfigurable array DSP architecture
Yanliang Liu, / Peng Dai, / Xin'an Wang, / Xing Zhang, / Lai Wei, / Yan Zhou, / Yachun Sun, | 2009
83
A reconfigurable architecture specific for the butterfly computing
Jing Xie, / Kai Fan, / Zhigang Mao, / Qin Wang, / Chao Yang, / Wen Zhu, / Suliang Wang, | 2009
87
Optimal-Partition Based code compression for embedded processor
Lei Yang, / Tiejun Zhang, / Donghui Wang, / Chaohuan Hou, | 2009
91
T2- TAM:Reusing infrastructure resource to provide parallel testing for NoC based Chip
Binzhang Fu, / Yinhe Han, / Huawei Li, / Xiaowei Li, | 2009
97
Transaction level model of NoC based on SystemC
Jian Wang, / Hong Wang, / Zhi jia Yang, | 2009
101
An energy-aware heuristic constructive mapping algorithm for Network on Chip
Yancang Chen, / Lunguo Xie, / Jinwen Li, | 2009
105
Speedup analysis of data-parallel applications on Multi-core NoCs
Xiaowen Chen, / Zhonghai Lu, / Jantsch, Axel / Shuming Chen, | 2009
109
Uniform routing architecture for FPGA with embedded IP cores
Liyun Wang, / Yuan Wang, / Liguang Chen, / Jian Wang, / Xing Chen, / Fang Wu, / Jinmei Lai, / Jiarong Tong, | 2009
113
Mixed optimization method in design of FC-2
Jie Jin, / Xiaoxin Cui, / Dunshan Yu, | 2009
122
Partially reconfigurable interconnection network for dynamically reprogrammable resource array
Shami, Muhammad Ali / Hemani, Ahmed | 2009
126
Fast configuration architecture of FPGA suitable for bitstream compression
Xie Jing, / Wang Yabin, / Chen Liguang, / Wang Jian, / Wang Yuan, / Lai Jinmei, / Tong Jiarong, | 2009
131
VLSI implementation of high-speed SHA-256
Ling Bai, / Shuguo Li, | 2009
135
Low-cost reconfigurable VLSI implementation of the SMS4 and AES algorithms
Weiwei Yan, / Kaidi You, / Jun Han, / Xiaoyang Zeng, | 2009
139
The simulation model and ASIC implementation of a random bit source circuit
Yanfang Wang, / Haibin Shen, | 2009
143
HMF unit: A key element in dynamic dataflow ASIC
Yu Bo, / Li Xiangyu, / Sun Yihe, | 2009
147
VLSI architecture of a low complexity face detection algorithm for real-time video encoding
Zhang, Tianruo / Minghui Wang, / Chen Liu, / Goto, Satoshi | 2009
151
Unified low cost crypto architecture accelerating RSA/SHA-1 for security processor
Wei Huang, / Kaidi You, / Suiyu Zhang, / Han, Jun / Zeng, Xiaoyang | 2009
155
The research and design of parallel instruction targeted at substitution box
Zibin Dai, / Wei Li, / Tao Meng, / Tao Chen, | 2009
159
Design and FPGA implementation of 3DES against Power Analysis Attacks for IC bankcard
Xiuyuan Bi, / Liji Wu, / Guoqiang Bai, | 2009
163
Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application
Huang, Yiqing / Ikenaga, Takeshi | 2009
167
A fully pipelined CABAC coder using syntax element instructions driving
Shenggang Chen, / Shuming Chen, / Xi Ning, | 2009
171
Pre-processor of the region-of-interest based H.264 encoder for low power application
Wang, Minghui / Zhang, Tianruo / Goto, Satoshi | 2009
175
A novel VLSI architecture of lum interpolator of H.264 decoder
Zhang, Duo-Li / Cheng, Xian-Wen / Du, Gao-Ming / Song, Yu-Kun / Gao, Ming-Lun | 2009
179
A Comparative Study of subword parallel adders for multimedia applications
Ma, Sheng / Huang, Libo / Lai, Mingce / Wang, Zhiying | 2009
183
Parallel enhanced low design effort H.264/AVC fractional motion estimation engine for Super Hi-Vision application
Huang, Yiqing / Ikenaga, Takeshi | 2009
187
Three images blending engine supporting multicolor formats, various color depths with small-gate size and high-quality image for SOC design
Thang Minh Le, / Akie, Kazushi / Hori, Toyokazu / Hatae, Hiroshi / Watanabe, Hiromi | 2009
191
A reconfigurable architecture for DWT and IDWT in JPEG2000
Hong qi, / Wang kanwen, / Cao wei, / Tong jiarong, | 2009
195
A single channel 2GS/s 6-bit ADC with cascade resistive averaging
Youtao Zhang, / Xiaopeng Li, / Ao Liu, / Ming Zhang, / Feng Qian, | 2009
199
A 600-msample/s, 25-mW, 6-bit folding and interpolating ADC in 0.13 micrometer CMOS
Lin, Li / Ren, Junyan / Ye, Fan | 2009
199
A 600-msample/s, 25-mW, 6-bit folding and interpolating ADC in 0.13µm CMOS
Li Lin, / Junyan Ren, / Fan Ye, | 2009
203
New architecture of low voltage sigma-delta ADC
Jiaxin Ju, / Wanrong Zhang, / Haolin Du, / Yanfeng Jiang, / Yamin Zhang, | 2009
207
A 1-V 32-µW 13-bit CMOS Sigma-Delta A/D converter for biomedical applications
Muthusamy, Kunalan s/o / Hui Teo, T. / Yong Ping Xu, | 2009
211
An undersampling 14-bit cyclic ADC
Weitao Li, / Fule Li, / Dandan Guo, / Chun Zhang, / Zhihua Wang, | 2009
215
A 3.3mw 91dB SNR sigma-delta modulator in 0.18μm CMOS process
Chen Yueyang, / Zhong Shun'an, / Dang Hua, | 2009
218
High speed and low power ADC design with dynamic analog circuits
Matsuzawa, Akira | 2009
222
A novel digital calibration with low complexity for pipelined ADC
Kaihui Lin, / Long Cheng, / Lei Luo, / Fan Ye, / Junyan Ren, | 2009
226
3.4GS/s 3 bit phase digitizing ADC and DAC for DRFM
Min Zhang, / Youtao Zhang, / Xiaopeng Li, / Ao Liu, / Feng Qian, | 2009
230
Study of Q factor and loop delay effects of a continuous-time Δ Σ AD modulator
Lin, Haijun / Motozawa, Atushi / Lo Re, Pascal / Iizuka, Kunihiko / Kobayashi, Haruo / San, Hao | 2009
234
A 14-bit successive-approximation AD converter with digital calibration algorithm
He Yong, / Wu Wuchen, / Meng Hao, / Zhou Zhonghua, | 2009
238
A bidirectional overflow digital correction algorithm with a single bit redundancy used in the pipeline A/D converters
Ting Li, / Yuxin Wang, / Ruzhang Li, / Kaicheng Li, | 2009
242
A mixed-signal calibration technology for the pipeline A/D converter
Liang, Shang-Quan / Yin, Yong-Sheng / Deng, Hong-Hui / Wang, Xiao-Lei / Gao, Ming-Lun | 2009
246
A low noise class-AB amplifier for voice communication
Jiang Yu, / Jiang Shi, | 2009
250
DC photocurrent rejection of high transimpedance gain preamplifier in infrared wireless optical receiver
Wang Yong-sheng, / Xu li, / Lai Feng-chang, | 2009
254
Design of low-voltage high performance CMOS-Current feedback amplifier using indirect feedback compensated Op-Amp
Nandwana, Romesh Kr. / Arrawatia, Mahima / Goel, Nilesh | 2009
258
Design of an inductorless 3–10GHz SiGe HBT low-noise amplifier
Yi-wen Huang, / Wan-rong Zhang, / Pei Shen, / Ning Hu, / Lu Huang, | 2009
262
Design of RF amplifier with tunable active inductor
Liu Mengmeng, / Wang Shuo, / Chen Feng, | 2009
266
A 1.5 GHz linear-in-dB Variable Gain Amplifier with process and temperature tracking in 0.18-µm CMOS
Liu, Xiong / Willson, Alan N. | 2009
270
A new robust capacitance mis-match measurement for analog/mixed-signal applications
Jung, Won-Young / Kim, Jong-Min / Kim, Jin-Su / Choi, Jung-Hyun / Kwak, Sang-Hoon / Kim, Taek-Soo / Wee, Jae-Kyung | 2009
274
A low power CMOS Mixed-Integrator-Based continuous-time filter
Yong Chen, / Yumei Zhou, | 2009
277
CMOS 4th-order gm-c low-pass filter with wide tuning range in high frequency
Jin Hu, / Huage Hei, / Qingbo Liu, / Guancheng Liu, | 2009
280
Tuning of a capacitorless bandpass biquad through sequentially trained ANN
Moonngam, Montira / Chaisricharoen, Roungsan / Chipipop, Boonruk | 2009
284
A single-event transient hardened phase-locked loop in 0.18 µm CMOS process
Zhao Zhenyu, / Zhang Minxuan, / Chen Jihua, / Guo Bin, | 2009
288
A PSO-based tuning of a capacitorless current-mode bandpass biquad
Pongsuwan, Ratchaneekorn / Chaisricharoen, Roungsan / Chipipop, Boonruk | 2009
292
An LO power distribution network design for integrated 60-GHz transceiver on chip
Mo, Y. / Wang, K. / Zhang, F. / Skafidas, E. / Evans, R. / Mareels, I. | 2009
296
Effect of Dummy fills on characteristics of passive devices in CMOS millimeter-wave circuits
Tsuchiya, Akira / Onodera, Hidetoshi | 2009
300
A low power CMOS bandgap voltage reference with enhanced power supply rejection
Wenguan Li, / Ruohe Yao, / Lifang Guo, | 2009
305
A switched-reset 300e ENC 10mW readout ASIC in 180nm CMOS for CdZnTe particle detector
Li, Xiangyu / Chen, Xin'guang / Zhang, Qi / Sun, Yihe | 2009
309
A double-scroll based true random number generator with power and throughput adjustable
Fuqiang Cao, / Shuguo Li, | 2009
313
A low-noise CMOS readout circuit at low frequency for MEMS capacitive accelerometers
Jianghua Chen, / Xuewen Ni, / Bangxian Mo, | 2009
317
An 0.35μm/ CMOS 2.4Gb/s LVDS for high-speed DAC
Xingfa Huang, / Liang Li, / Kaikai Xu, / Ruzhang Li, / Cheng Shu, | 2009
320
A high efficiency CMOS charge pump for low voltage operation
Xueqiang Wang, / Dong Wu, / Fengying Qiao, / Peng Zhu, / Kan Li, / Liyang Pan, / Runde Zhou, | 2009
324
Analysis and design of high power supply rejection LDO
Yali Shao, / Yi Wang, / Zhihua Ning, / Lenian He, | 2009
328
A low breakdown-voltage charge pump based on Cockcroft-Walton structure
Zhang, Renyuan / Huang, Zhangcai / Inoue, Yasuaki | 2009
336
High efficiency Autonomous Controlled Cascaded LDOs for Green Battery system
Okamura, Leona / Morishita, Fukashi / Arimoto, Kazutami / Yoshihara, Tsutomu | 2009
340
A built-in self-test high-current LED driver
Do Hung Nguyen, / Hasan, Jaber / Ang, Simon S. | 2009
344
A new layout method to improve the thermal stability of Multi-finger power HBT
Chen, Y. / Shen, H. / Liu, X. | 2009
347
Design of highly-efficient wideband RF polar transmitters using Envelope-Tracking (ET) for mobile WiMAX/Wibro applications
Lie, Donald Y.C. / Yan Li, / Lopez, Jerry / Stanley Wu, / Tzu-Yin Yang, | 2009
351
A CMMB mobile TV tuner frontend with integrated RSSI for dual-band applications
Hua Xu, / Yin Shi, / Dai, Fa Foster | 2009
355
A switched-inductor based VCO with an ultra-wideband tuning range of 87.6 %
Liu Qing, / Sun Jiangtao, / Kurachi, Satoshi / Itoh, Nobuyuki / Yoshimasu, Toshihiko | 2009
359
A 15-µs fast-locking frequency synthesizer for reconfigurable wireless systems
Junhua Liu, / Huailin Liao, / Ru Huang, | 2009
363
High linearity voltage-controlled oscillator
Nguyen Phuong Thi Le, / Low, Ken Tatt / Libin Yao, | 2009
375
A fully integrated broadband direct-conversion receiver RFIC for satellite tuner
Yin Shi, / Dai, Fa Foster / Xueqing Hu, / Peng Yu, / Bei Chen, / Zheng Gong, | 2009
383
A 2.45GHz CMOS power amplifier with high linearity
Mingfu Zhao, / Lingling Sun, / Jincai Wen, / Zhiping Yu, / Jin Kang, | 2009
387
A spread spectrum clock generator with phase-rotation algorithm for 6Gbps clock and data recovery
Chi-Hsien Lin, / Yen-Ying Huang, / Shu-Rung Li, / Yuan-Pu Cheng, / Shyh-Jye Jou, | 2009
391
A 0.18 μm CMOS programmable interference canceller for cognitive radio front-end
Yao, Chengzhang / Li, Yongming / Zhihua Wang, / Zhang, Xu | 2009
395
A 1.8V CMOS polar transmitter front-end for 900MHz EDGE system
Ran Ren, / Taotao Yan, / Peichen Jiang, / Hao Hu, / Jianjun Zhou, | 2009
399
PAC Duo SoC performance analysis with ESL design methodology
Chuang, I-Yao / Chang, Chi-Wen / Fan, Tso-Yi / Yeh, Jen-Chieh / Ji, Kung-Ming / Ma, Jui-Liang / Wu, An-Yeu / Lin, Shih-Yin | 2009
403
Designing WISHBONE to AMBA Wrapper
Cao Fan, / Chen Lan, / Yi Bo, | 2009
407
Efficient floor-planning methodology for the Jasper Forest SoC on a 45 nanometer process
Yuyun Liao, / Nishi Raman, / Liping Kong, / Jung-Yueh Chang, | 2009
411
A study and design of CMOS H-Tree clock distribution network in system-on-chip
Loo, Wei-Khee / Tan, Kok-Siang / Teh, Ying-Khai | 2009
415
Analysis and design of a fully integrated SoC for UHF RFID reader in CMOS technology
Jingchao Wang, / Chun Zhang, / Baoyong Chi, / Zhihua Wang, | 2009
419
Design and implementation of an advanced DMA controller on AMBA-based SoC
Guoliang Ma, / Hu He, | 2009
423
Framework for statistical analysis of homogeneous multicore power grid networks
Liu, Guanglei / Fan, Jeffrey | 2009
427
The design of a sub-nanojoule asynchronous 8051 with interface to external commercial memory
Chao Xue, / Xiang Cheng, / Yang Guo, / Yong Lian, | 2009
431
Semi-distributed scheduling for flexible codeword assignment in a CDMA Network-on-Chip
Lee, Woojoon / Sobelman, Gerald E. | 2009
435
A super low power MICS band receiver in 65 nm CMOS for high resolution epi-retinal prosthesis
Jiawei Yang, / Nhan Tran, / Shun Bai, / Ng, David C. / Halpern, Mark / Skafidas, Efstratios / Mareels, Iven | 2009
439
An application-specific buffer allocation algorithm for network-on-chip
Yaming Yin, / Shuming Chen, | 2009
443
Implementation and evaluation of a heterogeneous multicore SoC
Ming Yan, / Peng Zhao, / Jianliang Shen, / Lei Liu, / Sikun Li, | 2009
447
A 290-µW 25-kHz continuous-time delta-sigma modulator for acoustic sensor networks
Choi, Youngkil / Kim, Hyungjoong / Roh, Hyungdong / Roh, Jeongjin | 2009
451
A low noise and highly linear wideband CMOS RF front-end circuits for digital TV tuners
Nam, Ilku / Im, Donggu / Lim, Young-Wook / Xu, Xuemin / Lee, Hyung Su / Seo, Shin-Hyouk | 2009
455
A low power, wide range VCO with automatic amplitude calibration loop
Kim, SangWoo / Park, JoonSung / Pu, YoungGun / Lee, Kang-Yoon | 2009
458
A Common Gate mixer with transconductance nonlinearity cancellation
Kim, Tae Wook | 2009
461
Millimeter-wave CMOS circuits for a high data rate wireless transceiver
Tai Nghia Nguyen, / Lee, Seong-Gwon / Hwang, Sang-Hyun / Lee, Jong-Wook / Kim, Byung-Sung | 2009
465
A 2.4 GHz wireless transmitter front-end for endoscopy capsule system
Chen, Fan / Chi, Baoyong / Wang, Zhihua | 2009
469
All digital wireless transceiver using modified BPSK and 2/3 sub-sampling technique
Bushnaq, Sanad / Nakura, Toru / Ikeda, Makoto / Asada, Kunihiro | 2009
473
A low power high date rate ASK IF receiver
Wang, Xiaoman / Chi, Baoyong / Wang, Zhihua | 2009
477
Digital OFDM transmitter architecture and FPGA design
Cui, Xiaoxin / Yu, Dunshan | 2009
481
Implementation of a high-speed parallel Turbo decoder for 3GPP LTE terminals
Wu, Di / Asghar, Rizwan / Huang, Yulin / Liu, Dake | 2009
485
High-speed Reed-Solomon errors-and-erasures decoder design with burst error correcting
Yuan, Bo / Sha, Jin / Li Li, / Zhongfeng Wang, | 2009
489
An area-efficient and degree-computationless BCH decoder for DVB-S2
Zhou Chen, / Yulong Zhang, / Yan Ying, / Chuan Wu, / Xiaoyang Zeng, | 2009
493
A flexible architecture for multi-standard LDPC decoders
Shuangqu Huang, / Bo Xiang, / Bei Huang, / Yun Chen, / Xiaoyang Zeng, | 2009
497
Design and implementation of channel coding for underwater acoustic system
Lanjun Liu, / Youhua Wang, / Li Li, / Xiaotong Zhang, / Jianguo Wang, | 2009
501
Implementation of LDPC decoder for 802.16e
Xiao Peng, / Satoshi Goto, | 2009
505
An area efficient multi-mode architecture for reed-solomon decoder
Bei Huang, / Shuangqu Huang, / Yun Chen, / Xiaoyang Zeng, | 2009
509
Design of new training sequence and estimation scheme for frequency dependent I/Q imbalance in MB-OFDM based UWB systems
Jun Zhou, / Liang Liu, / Fan Ye, / Junyan Ren, | 2009
513
Design and implementation of a multi-mode interleaver/deinterleaver for MIMO OFDM systems
Zhen-dong Zhang, / Bin Wu, / Yong-xu Zhu, / Yu-mei Zhou, | 2009
517
A low-power 4K point FFT processor for CMMB OFDM receiver system
Simeng Li, / Hao Xiao, / Yun Chen, / Xiaoyang Zeng, | 2009
521
Area minimization of MPRM circuits
Hui Li, / Pengjun Wang, / Jing Dai, | 2009
525
A highly efficient inverse transform architecture for multi-standard HDTV decoder
Hang Zhang, / Peilin Liu, / Yu Hong, / Zhou, Dajiang / Goto, Satoshi | 2009
529
A novel synchronization scheme for OFDM-based CMMB receivers
Xiuping Chen, / Chuan Wu, / Zhou Chen, / Bo Shen, / Xiaoyang Zeng, | 2009
533
Low-voltage and high-speed FPGA I/O cell design in 90nm CMOS
Zhang, Nan / Wang, Xin / Tang, He / Wang, Albert / Wang, Zhihua / Chi, Baoyong | 2009
537
A mobile UHF RFID reader with high linearity receiver
Xiaoxing Feng, / Xin'an Wang, / Xing Zhang, / Binjie Ge, / Shan Liu, / Jinpeng Shen, / Jinsi Zhong, / Yuan Liu, | 2009
541
A memory-efficient LUT-based AM/AM digital predistortor for UHF RFID reader
Yang, Yuqing / Liu, Zongming / Tan, Xi / Min, Hao | 2009
545
An optimized ΔΣ fractional-N frequency synthesizer for CMOS UHF RFID reader
Shi, Chunqi / Zhang, Runxi / Lai, Zongsheng | 2009
549
High efficiency CMOS rectifier circuits for UHF RFIDs using Vth cancellation techniques
Kotani, Koji / Ito, Takashi | 2009
553
A two-stage wake-up circuit for semi-passive RFID tag
Chen, Wei / Che, Wenyi / Wang, Xiao / Huang, Chenling / Na Yan, / Min, Hao / Tan, Jie | 2009
557
A low-power analog front end of passive UHF RFID tag IC for EPC(TM) C1G2
Zhang, Shaojie / Sun, Lingling / Hong, Hui / Liu, Jun / Han, Jian / Luo, Shiqin | 2009
557
A low-power analog front end of passive UHF RFID tag IC for EPC™ C1G2
Shaojie Zhang, / Lingling Sun, / Hui Hong, / Jun Liu, / Jian Han, / Shiqin Luo, | 2009
561
Development of CMOS UHF RFID modulator and demodulator using DTMOST techniques
Teh, Ying-Khai / Mohd-Yasin, Faisal / Choong, Florence / Reaz, Mamun Ibne | 2009
565
A self-testing assisted pipelined-ADC calibration technique
Huang, Jiun-Lang / Huang, Xuan-Lun / Ping-Ying Kang, | 2009
569
Output test compression for compound defect diagnosis
Chao-Wen Tzeng, / Shi-Yu Huang, | 2009
573
Wireless built-in self-repair architectures for embedded RAMs
Wang, Zhen-Yu / Tsai, Yi-Ming / Hsiao, Yuan-Cheng / Lu, Shyue-Kung | 2009
577
A unified test and debug platform for SOC design
Lee, Kuen-Jong / Chang, Chin-Yao / Su, Alan / Si-Yuan Liang, | 2009
581
A circuit failure prediction mechanism (DART) for high field reliability
Sato, Yasuo / Kajihara, Seiji / Miura, Yukiya / Yoneda, Tomokazu / Ohtake, Satoshi / Inoue, Michiko / Fujiwara, Hideo | 2009
585
Analysis technique for systematic variation over whole shot and wafer at 45 nm process node
Nakanishi, Jingo / Notani, Hiromi / Nakase, Yasunobu / Shinohara, Hirofumi | 2009
589
F-scan: An approach to functional RTL scan for assignment decision diagrams
Obien, Marie Engelene J. / Fujiwara, Hideo | 2009
593
ISTA: An embedded architecture for post-silicon validation in processors
Ting Lei, / Hu He, / Yihe Sun, | 2009
597
Signature-based testing for adaptive digitally-calibrated pipelined analog-to-digital converters
Abbas, Mohamed / Furukawa, Yasuo / Komatsu, Satoshi / Asada, Kunihiro | 2009
601
Probability of calculation failures by soft errors in an embedded processor core
Kanbara, Hiroyuki / Okuhata, Hiroyuki / Ise, Masanao / Kinjo, Ryota / Toda, Yuki | 2009
605
Automatic configuration generation for a SOC co-verification technology based FPGA functional test system
Ruan, A.W. / Liao, Y.B. / Li, P. / Li, W. / Li, W.C. | 2009
609
A response compactor for extended compatibility scan tree construction
You, Zhiqiang / Huang, Jiedi / Inoue, Michiko / Kuang, Jishun / Fujiwara, Hideo | 2009
613
Soft error filtered and hardened latch
Alidash, ]Hossein Karimiyan / Sayedi, Sayed Masoud / Saidi, Hossein / Oklobdzija, Vojin G. | 2009
617
A scan chains combined-balance strategy for hierarchical SoC DFT
Zhang, Jinyi / Zhang, Dong / Yang, Xiaodong / Yang, Yi | 2009
621
Prospects for variation tolerant SRAM circuit designs
Yamauchi, Hiroyuki | 2009
625
A 90-nm CMOS embedded low power SRAM compiler
Zhang, Zhao-Yong / Chen, Chia-Cheng / Zheng, Jian-Bin | 2009
629
Low-area 1-kb multi-bit OTP IP design
Jin, Li-yan / Kim, Tae-Hoon / Lee, Cheon-Hyo / Ha, Pan-Bong / Kim, Young-Hee | 2009
633
Dynamic property test of a novel high g microaccelerometer
Yunbo, Shi / Zhengqiang, Zhu / Xiaopeng, Liu / Jun, Liu / Qiulin, Tan | 2009
636
A novel preamplifier for MEMS microphone
Hua, Siliang / Liu, Yan / Zhang, Jian'en / Wang, Donghui / Hou, Chaohuan | 2009
639
Potential-induced surface stress change during the electrochemical reaction
Yang, Jie / Zhou, Jia | 2009
642
Design and Simulation of a SAW Filter and a new approach for bandwidth's tuning
Sadeghi, M. / Ghayour, R. / Abiri, H. / Karimi, M. | 2009
646
Large-scale analog/RF performance modeling by statistical regression
Li, Xin | 2009
650
Accelerating PCG power/ground network solver on GPGPU
Cai, Yici / Shi, Jin | 2009
654
Multicore processor cluster based sleep transistor sizing considering delay profile
Huang, Huang / Fan, Jeffrey | 2009
658
Characterization of WID delay variability using RO-array test structures
Onodera, Hidetoshi / Terada, Haruhiko | 2009
662
A compact analytical model for multi-island single electron transistors
Chi, Yaqing / Sui, Bingcai / Fang, Liang / Zhou, Hailiang / Zhong, Haiqing / Sun, He | 2009
666
Verilog-A based implementation for coupled model of single event transients in look-up table technique
Xueqian, Zhao / Zhenyu, Zhao / Minxuan, Zhang / Shaoqing, Li | 2009
670
Modeling of layout-dependent STI stress in 65nm Technology
Xue, Ji-ying / Deng, Yang-dong Steve / Ye, Zuo-chang / Yang, Liu / Yu, Zhi-ping | 2009
674
An equivalent lumped-circuit model for on-chip symmetric intertwined transformer
Kang, Jin / Sun, Lingling / Wen, Jincai / Zhao, Mingfu | 2009
678
On-chip spiral inductors synthesis by moving leastsquares approximation
Yu Li, / Tang Yang, / Wang Yan, | 2009
682
Implementation of high-speed verification platform based on emulator for ReDSP and ReMAP
Wei, Huang / Xinan, Wang / Peng, Dai / Zheng, Guo | 2009
686
Enhance SAT conflict analysis for model checking
Jing, Ming-e / Chen, Gengshen / Yin, Wenbo / Zhou, Dian | 2009
690
An efficient FPGA packing algorithm based on simple dual-output basic logic elements
Liu, Ying / Jiang, Xianyang / Sun, Shilei / Wang, Gaofeng | 2009
694
Case study: Functional verification of a reconfigurable systolic array using truss
You, Myoung-Keun / Oh, Young-Jin / Song, Gi-Yong | 2009
698
Trilobite: A Natural Modeling Framework for Processor Design Automation System
Zhang, Mi / Hu, Guang / Chai, ZhiLei / Tu, ShiLiang | 2009
704
The chip Verification method based on memory monitoring
Liu, Sheng / Yang, Huanrong / Li, Yong / Chen, Shuming | 2009
708
Power-efficient and fault-tolerant circuits and systems
He, Lei / Hu, Yu | 2009
714
Architecture level thermal modeling for multi-core systems using subspace system method
Eguia, Thom Jefferson A. / Shen, Riujing / Tan, Sheldon X.D. / Pacheco, Eduardo H. / Tirumala, Murli | 2009
718
On VLSI statistical timing analysis and optimization
Liu, Bao | 2009
722
Efficient modeling of spatial correlations for parameterized statistical static timing analysis
Xiong, Jinjun / Zolotov, Vladimir / Visweswariah, Chandu | 2009
726
Layout optimizations for double patterning lithography
Pan, David Z. / Yang, Jae-seok / Yuan, Kun / Cho, Minsik / Ban, Yongchan | 2009
730
Fast FPGA placement algorithm using Quantum Genetic Algorithm with Simulated Annealing
Xiao Guo, / Teng Wang, / Zhihui Chen, / Wang, Lingli / Wenqing Zhao, | 2009
734
Redundant via allocation for layer partition-based redundant via insertion
Jian-Wei Shen, / Chiang, Mei-Fang / Song Chen, / Wei Guo, / Yoshimura, Takeshi | 2009
738
A heuristic method for module sizing under fixed-outline constraints
Xiaolin Zhang, / Song Chen, / Longfan Piao, / Yoshimura, Takeshi | 2009
742
A New FPGA placement algorithm for heterogeneous resources
Ding Xie, / Jiawei Xu, / Lai, Jinmei | 2009
747
Floorplan and Power/Ground network co-design using guided incremental floorplanning
Li Li, / Yuchun Ma, / Ning Xu, / Yu Wang, / Xianlong Hong, | 2009
751
Thermal via planning aware force-directed floorplanning for D ICs
Yun Huang, / Zhou, Qiang / Yici Cai, | 2009
754
Coupling noise analysis technique using random walks
Miwa, Hitoshi / Suzuki, Goro | 2009
760
Recent advance in computational prototyping for analysis of high-performance analog/RF ICs
Hao Yu, / Tan, Sheldon X.D. | 2009
764
Solving dispersive media using PLRC-WCS FDTD method
Wang Rui, / Wang Gaofeng, | 2009
767
The minimum delay calculation methods in hybrid timing analysis
Zhentao Li, / Jihua Chen, / Shuming Chen, / Yao Liu, | 2009
771
Random walk algorithm for large thermal RC network analysis
Jun Guo, / Sheqin Dong, / Goto, Satoshi | 2009
775
A proposal for a capture method of low power design intent
Inoue, Yoshio | 2009
777
Power aware design for next generation's Many Cores computing platforms
Zafalon, Roberto | 2009
780
Advances in CAD for low power design
Wong, Martin D. F. | 2009
781
Multi-gate-length versus dual-gate-length biasing for active mode leakage power reduction: Benchmarking and modeling
Qiang Chen, / Tirumala, Sridhar | 2009
785
Geometry optimization of SiGe HBTs for noise performance of the monolithic Low noise amplifier
Pei Shen, / Wanrong Zhang, / Hongyun Xie, / Dongyue Jin, | 2009
789
A novel dual SCR device for ESD protection
Yu Bo, / Wang Yuan, / Jia Song, / Zhang Ganggang, | 2009
792
Quantum-mechanical study on the electron effective mobility of surrounding-gate nMOSFETs
Hu, Guang-Xi / Liu, Ran / Tang, Ting-Ao / Wang, Ling-Li / Qiu, Zhi-Jun | 2009
796
VLSI design of resource shared complex-QMF bank for HE-AAC decoder
Junqiao Huang, / Gaoming Du, / Duoli Zhang, / Yukun Song, / Luofeng Geng, / Minglun Gao, | 2009
800
An efficient verification and test scheme for media broadcasting demodulator
Yun Chen, / Nan Shao, / Bo Xiang, / Dan Bao, / An Pan, / Xiaoyang Zeng, | 2009
805
A high-throughput cost-effective ASIC implementation of the AES Algorithm
Qingfu Cao, / Shuguo Li, | 2009
809
A fast-lock digital delay-locked loop controller
Bo Ye, / Tianwang Li, / Xingcheng Han, / Min Luo, | 2009
813
Performance evaluation of the memory hierarchy design on CMP prototype using FPGA
Liu Yan, / Li Dongsheng, / Zhang Duoli, / Du Gaoming, / Wang Jian, / Gao Minglun, / Wen Haihua, / Geng Luofeng, | 2009
817
Power-aware FPGA packing algorithm
Yang, M. / Hongying Xu, / Almaini, A.E.A. | 2009
820
High computing-intensive array system design and hardware implement
Song, Yu-kun / Wang, Xiao-lei / Wei Ni, / Zhang, Duo-li / Du, Gao-ming | 2009
824
Tradeoff design for analog integrated circuits via geometric programming
Li Dan, / Shu Guo-hua, / Rong Meng-tian, | 2009
827
Clocked storage elements robust to process variations
Moon, Joosik / Aktan, Mustafa / Oklobdzija, Vojin G. | 2009
831
Research and implementation of parallel and reconfigurable MICKEY algorithm
Li, Miao / Xu, Jinfu / Dai, Zibin / Yang, Xiaohui / Qu, Hongfei | 2009
835
A power and area efficient architecture of convolver based on ram
Chen Chen, / Yun Chen, / Yuan Chen, / An Pan, / Xiao-Yang Zeng, | 2009
839
A design of level interface for CMP based Cache system
Chen Chen, / Hu He, / Yuan Liu, | 2009
843
Scalable and unified hardware architecture for montgomery inversion computation in GF(p) and GF(2n)
Yang Xiao-hui, / Qin Fan, / Dai Zi-bin, / Zhang yong-fu, | 2009
847
Design and optimization on reconfigurable butterfly core for a real-time FFT processor
Zhizhe Liu, / Shunan Zhong, / Yueyang Chen, / Weinan Chu, | 2009
851
Design of low-power Complementary Pass-Transistor and ternary adder based on multi-valued switch-signal theory
Xiaopang Zeng, / Pengjun Wang, | 2009
855
A Look-Up-Table Based Differential Logic to counteract DPA attacks
Daheng Yue, / Yan Sun, / Minxuan Zhang, / Shaoqing Li, / Yutong Dai, | 2009
859
A parallel intra prediction architecture for H.264 video decoding
Wang, Xi / Cui, Xiaoxin / Yu, Dunshan | 2009
863
DM-SIMD: A new SIMD predication mechanism for exploiting superword level parallelism
Libo Huang, / Li Shen, / Sheng Ma, / Nong Xiao, / Zhiying Wang, | 2009
867
A 1Gsample/Sec non-recursive sharpened cascaded integrator-comb filter with 70 dB alias rejection and 0.003 dB droop in 0.18-µm CMOS
Liu, Xiong / Willson, Alan N. | 2009
871
Trade-offs in the design of a universal sensor interface chip
Qi Jia, / Li, Xiujun / Meijer, Gerard C.M. | 2009
875
Design and implementation of configurable extract instructions targeted at stream cipher processing
Longmei Nan, / Zibin Dai, / Wei Li, / Xueying Zhang, / Zhongxiang Chang, | 2009
879
Single-phase adiabatic flip-flops and sequential circuits with power-gating scheme
Haiyan Ni, / Jianping Hu, | 2009
883
Design of ternary adiabatic T-operation circuit based on the theory of three essential circuit elements
Kunpeng Li, / Pengjun Wang, | 2009
887
Least operation traversal method applied in optimization of logic circuits
Huihong Zhang, / Pengjun Wang, / Xingsheng Gu, / Jing Dai, | 2009
891
High performance and low latency mapping for neural network into network on chip architecture
Dong, Yiping / Yang Wang, / Zhen Lin, / Watanabe, Takahiro | 2009
895
An improved edge-adaptive image scaling algorithm
Jiang, Wen / Haifeng Xu, / Chen, Gengsheng / Zhao, Wenqing / Wei Xu, | 2009
898
A data-flow graph generation algorithm for a coarse-grained reconfigurable processor
Chao Yang, / Shouyi Yin, / Leibo Liu, / Shaojun Wei, | 2009
902
Data compression and the 8×8 integer transform
Min Zhu, / Wen Jia, / Leibo Liu, / Shaojun Wei, | 2009
902
Data compression and the 8 x 8 integer transform
Zhu, Min / Wen, Jia / Liu, Leibo / Wei, Shaojun | 2009
906
A weighted statistical analysis of DPA attack on an ASIC AES implementation
Qian, Guoyu / Zhou, Ying / Xing, Yueying / Fan, Yibo / Tsunoo, Yukiyasu / Goto, Satoshi | 2009
914
Efficient hardware IP control and simulation with LabVIEW
Kim, Taewan / Chung, Yunmo | 2009
917
A novel architecture of vision chip for fast traffic lane detection and FPGA implementation
Yuan-Jin Li, / Zhang, WanCheng / Wu, Nan-Jian | 2009
921
CMOL cell assignment based on dynamic interchange
Zhufei Chu, / Yinshui Xia, / Lunyao Wang, / Meiqun Hu, | 2009
925
A 2.4GHz non-contact biosensor system for continuous vital-signs monitoring on a single PCB
Ichapurapu, Ravi / Jain, Suyash / Kakade, Mandar U / Lie, Donald Y.C. / Banister, Ronald E. | 2009
929
A technique of data streams speculation for heterogeneous MC-DSPs
Wang Dong, / Chen Shuming, | 2009
933
Power analysis resistant AES crypto engine design and FPGA implementation for a network security co-processor
Yingjie Ji, / Liji Wu, / Xiangmin Zhang, / Xiangyu Li, | 2009
937
Blind separation algorithm for microphone array based on recursive neural network
Fan Jiajun, / Fu Yuzhuo, / Liu Ting, | 2009
941
Neural signal electronics bridge integrated circuit
Liu Gao, / Li Wenyuan, / Wang Zhigong, | 2009
944
Design and experimental research on shallow water volume reverberation signal acquisition system
Liu, Yongwei / Li, Qi / Chen, Mengying | 2009
948
Architectural integration of RSA accelerator into MIPS processor
Shiting Lu, / Suiyu Zhang, / Yulong Zhang, / Jun Han, / Xiaoyang Zeng, | 2009
952
Quality of service routing algorithm in the torusbased network on chip
Kun Wang, / Changshan Wang, / Huaxi Gu, | 2009
955
A switched Hall IC for automotive electronic applications
Dongfang Cheng, / Zhifei Yi, / Weiyong Wang, / Xiaohui Li, | 2009
963
Design of on-chip image processing based on APB bus with CMOS image sensor
Ge Zhiwei, / Yao Suying, / Xu Jiangtao, | 2009
967
Automatic parallelization experiments on 16PE NOC based MPSOC
Tian, G. / Hammami, O. | 2009
971
Design and FPGA implementation of JAVA CARD coprocessor for EMV compatible IC bankcard
Wu, Di / Wu, Liji / Zhang, Xiangmin | 2009
975
A low-cost custom HF RFID system for hand washing compliance monitoring
Jain, Suyash / Mane, Shashank / Lopez, Jerry / Lie, Donald Y.C. / Dallas, Tim / Dissanaike, Sharmila / Banister, Ronald E. / Griswold, John | 2009
979
A joint mode detection and coarse symbol synchronization scheme for DVB-H
Zewen Shi, / Yulong Zhang, / Yan Ying, / Xiaoyang Zeng, | 2009
983
An UHF RFID transponder for ISO 18000-6B
Xiaoxing Feng, / Xin'an Wang, / Xing Zhang, / Binjie Ge, / Jinpeng Shen, / Shan Liu, / Yongzhen Qi, / Jinsi Zhong, | 2009
987
A new DOA estimation method for uncorrelated and coherent sources under nonstationary noise fields
Guo, Yi-Duo / Zhang, Yong-Shun / Tong, Ning-Ning | 2009
991
A novel programmable ultra-wideband transmitter
Deng Honglin, / Zhang Sheng, / Quan Jinguo, / Liu Meng-meng, / Lin Xiaokang, | 2009
995
An multi-rate LDPC decoder based on ASIP for DMB-TH
Xiaojun Zhang, / Yinghong Tian, / Jianming Cui, / Yuyin Xu, / Zongsheng Lai, | 2009
999
Design and implementation of a security-enhanced baseband system for UHF RFID tag
Qi Yongzhen, / Wang Xin'an, / Feng Xiaoxing, / Gu Weqing, | 2009
1003
Low-complexity architecture of RS decoder for CMMB system
Kun Guo, / Yong Hei, / Shushan Qiao, | 2009
1007
A cost efficient LDPC decoder for DVB-S2
Yan Ying, / Dan Bo, / Shuangqu Huang, / Bo Xiang, / Yun Chen, / Xiaoyang Zeng, | 2009
1011
High-reliable multi-level phase change memory with bipolar selectors
Le Xu, / Yufeng Xie, / Yinyin Lin, | 2009
1015
A pure logic CMOS based low power non-volatile random access memory for RFID application
Yaru Yan, / Dong Wu, / Huijuan Liu, / Liyang Pan, / Jun Xu, | 2009
1019
Flow field plate of micro fuel cell fabrication in UV-nanoimprint lithography
Si Weihua, / Dong Xiaowen, / Gu Wenqi, / Liu Zewen, | 2009
1023
Thermal stress analysis of the microtoroid under CO2 laser
Guoqing Jiang, / Shubin Yan, / Yingzhan Yan, / Jijun Xiong, | 2009
1027
Improved thermal stability of power SiGe heterojunction bipolar transistor with novel emitter structure
Ning Hu, / Zhang, Wan-rong / Liang Chen, / Lu Huang, / Yi-wen Huang, | 2009
1031
Investigation into trap-assisted tunneling drain leakage current in NMOSFETs
Xing Dezhi, / Liu Hongxia, / Li Kaicheng, | 2009
1035
An experimental extracted model for latchup analysis in CMOS process
Ye Li, / Xiaohan Gong, / Weiwei Xu, / Zhiliang Hong, / Killat, Dirk | 2009
1039
A novel MTJ-based register
Yanfeng Jiang, / Xiaobo Zhang, / Jiaxin Ju, | 2009
1043
Effect of refractive index of dielectric on transmission properties for metal/dielectric/metal photonic crystal
Gongli Xiao, / Yiping Huang, / Zongming Bao, | 2009
1047
The gate-bias influence for ESD characteristic of NMOS
Juan Liu, / Hang Fan, / Jianguo Li, / Lingli Jiang, / Bo Zhang, | 2009
1051
The size optimize of DCVSPG logic
Yuanbin Xie, / Weitao Pan, / Peijun Ma, / Yue Hao, | 2009
1058
Development and production of ZCS soft switching converter-based gate driver IC
Jun Jiang, / Xian Wu, / Bo Hu, / Jianjun Liao, / Lu Zhao, | 2009
1062
A high efficiency filter-less class-D audio power amplifier
Yu-Jei Lin, / Wan-Rone Liou, / Mei-Ling Yeh, | 2009
1066
A synchronous boost regulator with PWM/PFM mode operation
Liou, Wan-Rone / Chen, Ping-Hsing / Tzeng, Jiun-Chang | 2009
1070
A low spur charge pump in 0.35µm SiGe process for PLL
Song Ye, / Lingling Wu, / Yang Yu, / Xuan Wu, / Shuailin Zhou, / Shoulong Tang, | 2009
1074
A sub-1V 115nA 0.35µm CMOS voltage reference for ultra low-power applications
Ma, Haifeng / Zhou, Feng | 2009
1078
2.4 GHz Doherty power amplifier with on-chip active balun design
Mei-Guang Li, / Qi-Rong Wu, / Rui-Ying Shi, | 2009
1081
Digital static calibration technology used for 16-bit DAC
Dongmei, Zhu / Dongbing, Fu / Jiangang, Shi / Kaicheng, Li | 2009
1085
A novel 0.72–6.2GHz continuously-tunable ΔΣ fractional-N frequency synthesizer
Lou, Wenfeng / Yan, Xiaozhou / Geng, Zhiqing / Wu, Nanjian | 2009
1089
A low dropout regulator with over current reminder circuits
Yong-sheng, Wang / Rui-xuan, Li / Ming-yan, Yu / Feng-chang, Lai | 2009
1093
A sample/hold circuit for 80MSPS 14-bit A/D converter
Kunguang, Xiao / Yuxing, Wang / Minyuan, Xu / Chan, Zhu | 2009
1097
Single-inductor dual-output converter with dynamic power distribution
Sun, Yueming / Wu, Xiaobo / Zhao, Menglian | 2009
1101
CCCII and CCII based universal current-mode filter with tunable frequency
Jiang, Jinguang / Zhao, Jing / Ma, Wei / Liu, Jingnan | 2009
1105
A simple parameter extraction method for on-chip inductors
Lu, Xiaoming / Xi, Jingtian / Yan, Na / Min, Hao | 2009
1109
A novel building block: universal current conveyor
Qiujing, Zhang / Chunhua, Wang / Yang, Leng | 2009
1113
A low power self-sampling IF FSK receiver
Xu, Yang / Chi, Baoyong / Wang, Zhihua | 2009
1117
A nonlinear phase frequency detector for fast-lock phase-locked loops
Lan, Jinbao / Lai, Fengchang / Gao, Zhiqiang / Ma, Hua / Zhang, Jianwei | 2009
1121
A parallel-amplification parallel-summation logarithmic amplifier for UHF RFID reader
Yong, Zhang / Lei, Chen / Xiao-jun, Zhang / Zong-sheng, Lai | 2009
1125
Design of parallel backlight LED driver IC
Lee, Jae-Hyung / Jin, Li-yan / Li, Long-Zhen / Ha, Pan-Bong / Kim, Young-Hee | 2009
1129
Design of compensation circuits for quasi-resonant PWM controllers
Ye, Zhao / Yumei, Zhou / Liye, Duan | 2009
1133
A constant-gain time-amplifier with digital self-calibration
Tong, Baoli / Yan, Wei / Zhou, Xiaofang | 2009
1137
A 2.4-GHz low-IF front-end receiver in 0.18-µm CMOS for IEEE 802.15.4 WPAN applications
Bao-lin, Wei / Yu-jie, Dai / Xiao-xing, Zhang / Ying-jie, Lu | 2009
1141
An ultra low power sigma-delta modulator for hearing aid with double-sampling
Qi, Da / Li, Yuan-wen / Long-Cheng, / Xu, Jun / Ye, Fan / Ren, Jun-yan | 2009
1145
A 760mV CMOS voltage reference with mobility and subthreshold slope compensation
Li, Yongjia / Xia, Xiaojuan / Sun, Weifeng / Lu, Shengli | 2009
1149
Process-insensitive general purpose rail-to-rail operational amplifier using unity-size transistors
Yang, Shengqi / Ge, Fuding | 2009
1153
Design of a 2.5Gbps Clock-Data Recovery circuit in 0.18um standard CMOS process
Yueyang, Chen / Shun'an, Zhong / Hua, Dang | 2009
1161
A novel fast-settling ADPLL architecture with frequency tuning word presetting and calibration
Zhang, Weicheng / Dai, Xuan / Jin, Jing / Zhou, Jianjun | 2009
1165
Design of novel bootstrap driver used in high power BUCK converter
Zhou, Zekun / Ming, Xing / Zhang, Bo / Li, Zhaoji | 2009
1169
Design of a noise-canceling differential CMOS LNA for 3.1–10.6 GHz UWB receivers
Liu, Jinhua / Chen, Guican / Zhang, Ruizhi | 2009
1173
True single-phase energy recovery flip-flop for low-power application
Gao, Leisheng / Zhou, Yumei / Liu, Hainan | 2009
1177
A 200MHz low-power direct digital frequency synthesizer based on mixed structure of angle rotation
Shuqin, Wan / Yiding, Huang / Kaihong, Zang / Zongguang, Yu | 2009
1181
0.5 V 1.3 GHz voltage controlled ring oscillator
Li, Tianwang / Ye, Bo / Jiang, Jinguang | 2009
1185
A zero-ESR stable adaptively biased low-dropout regulator in standard CMOS technology
Tan, Min | 2009
1189
Design of 16-bit 400MSPS current steering D/A converter
Dongbing, Fu / Dongmei, Zhu / Shutao, Zhou / Kaicheng, Li | 2009
1193
Practical tuning of an OTA-C bandpass biquad via recurrent geometric programming
Chaisricharoen, Roungsan / Chipipop, Boonruk | 2009
1197
Stochastic inductance model of OTA-based inductor
Banchuin, Rawid / Chaisrichatorn, Rougsan / Chipipop, Boonruk | 2009
1201
Design of common gate UWB LNA in CMOS
Cai, Li / Fu, Zhongqian / Huang, Lu | 2009
1205
Battery-less piezoceramics mode energy harvesting for automobile TPMS
Wu, Liji / Wang, Yixiang / Jia, Chen / Zhang, Chun | 2009
1209
Novel method of analog circuit schematic synthesis
Wu, Yuping | 2009
1213
A jitter measurement circuit based on dual resolution vernier oscillator
Tang, Wei / Feng, Jianhua / Lee, Chunglen | 2009
1217
Multi-classifier fusion approach based on data clustering for analog circuits fault diagnosis
Song, Guoming / Wang, Houjun / Liu, Hong / Jiang, Shuyan | 2009
1221
Hierarchical SoC testing scheduling based on the ant colony algorithm
Cui, Xiaole / Cheng, Wei / Wang, Xiaoye / Yin, Liang / Sun, Yachun / Zhou, Yan | 2009
1225
Novel TSC CMOS circuit
Km, Jeong Beom | 2009
1228
Full coverage location of logic resource faults in A SOC co-verification technology based FPGA functional test environment
Liao, Y.B. / Li, P. / Ruan, A.W. / Li, W. / Li, W.C. | 2009
1232
Power noise analysis acceleration technique by linear programming
Suzuki, Goro / Gomakubo, Takeshi | 2009
1236
Effectiveness analysis of low power technique of dynamic logic under temperature and process Variations
Wang, Jinhui / Wu, Wuchen / Gong, Na / Zhang, Wang / Hou, Ligang | 2009
1240
Variation RLC model of interconnect based on weibull distribution
Jianwei, Li / Yintang, Yang / Gang, Dong / Zeng, Wang | 2009
1244
Surface-potential-based analysis of bias-dependent series resistance in LDD MOSFET
Chen, Lei / Sun, Ling-Ling / Liu, Jun | 2009
1247
DCCB and SCC based fast circuit partition algorithm for parallel SPICE simulation
Zhou, Xiaowei / Wang, Yu / Yang, Huazhong | 2009
1251
An improved resource allocation algorithm for testability
Qiang, Sun | 2009
1255
Architecture of SystemC based emulator for ReMAP
Wei, Lai / Dai, Peng / Wang, Xin'an / Liu, Yanliang | 2009
1260
The verification of the substrate mathematics model and optimization of the substrate noise canceling technique in mixed signal ICs
Cheng, Dongfang / Yang, Wenrong / Wang, Jiongming | 2009
1264
Multi-voltage and level-shifter assignment driven floorplanning
Yu, Bei / Dong, Sheqin / Goto, Satoshi | 2009
1268
A new electrothermally-aware methodology for full-chip temperature optimization
Dong, Gang / Leng, Peng / Chai, Changchun / Yang, Yintang | 2009
1272
Design of SoC verification platform based on VMM methodology
Kong, Lu / Wu, Wu-Chen / He, Yong / He, Ming / Zhou, Zhong-Hua | 2009
1276
Transistor permutation for better transistor chaining
Chen, Xun / Zhu, Jianwen | 2009
1280
Convex-cost flow based redundant-via insertion with density-balance consideration
Guo, Wei / Chen, Song / Chiang, Mei-Fang / Shen, Jian-Wei / Yoshimura, Takeshi | 2009
1284
Design and implementation of MCU chip for automobile TPMS
Xiao, Bin / Wu, Liji / Jia, Chen / Zhang, Chun | 2009
1288
Formal verification of mixed-signal circuits using extended PSL
Zhang, Meng / Gao, Deyuan / Fan, Xiaoya | 2009
1294
Pin assignment for wire length minimization after floorplanning phase
He, 1Xu / Dong, 1Sheqin | 2009
1298
Congestion-driven floorplanning based on two-stage optimization
Mao, Fubing / Ma, Yuchun / Xu, Ning / Liu, Shenghua / Wang, Yu / Hong, Xianlong | 2009
1302
Template-based compilation for coarse-grained reconfigurable processor
Yin, 1Shouyi / Yin, 1Chongyong / Liu, 1Leibo / Wei, 1Shaojun | 2009
1306
Formal verification of full-wave rectifier: A case study
Lata, Kusum / Jamadagni, H S | 2009
1310
SystemVerilog-based verification environment using SystemC custom hierarchical channel
You, Myoung-Keun / Song, Gi-Yong | 2009
1314
Asynchronous dual-mode buck converter design with protection circuits in 0.13µm CMOS process for battery applications
Hora, Jefferson A. / Zeng, Jiun-Chang / Liou, Wan-Rone | 2009
1318
An introduction to assertion-based verification
Tao, Yunfeng | 2009
c1
Covers
| 2009
ii
Author's index
| 2009
VIII
Keynote speech index
| 2009

Similar titles