1–20 of 2,420 hits

Sort by: Relevancy | Date newest | Title A-Z

  1.  

    Recent results from KLOE at DAΦNE

    Aloisio, A. | British Library Conference Proceedings
  2.  

    Balancing Energy Consumption for the Establishment of Multi-interface Networks

    Aloisio, A. / Navarra, A. | British Library Conference Proceedings | 2015
  3.  

    Recent results from KLOE at DAΦNE

    Aloisio, A. | British Library Online Contents | 2005
  4.  

    Fixed-Latency, Multi-Gigabit Serial Links With Xilinx FPGAs

    Giordano, R. / Aloisio, A. | British Library Online Contents | 2011
  5.  

    The effects of primordial non-Gaussianity on giant-arc statistics

    D-Aloisio, A. / Natarajan, P. | British Library Online Contents | 2011
  6.  

    Phase Noise Issues With FPGA-Embedded DLLs and PLLs in HEP Applications

    Aloisio, A. / Giordano, R. / Izzo, V. | British Library Online Contents | 2011
  7.  

    Testing radiation tolerance of SerDeses for the SuperB experiment

    Aloisio, A. / Bocci, V. / Giordano, R. | IEEE | 2011
  8.  

    Cutting stock with no three parts per pattern: Work-in-process and pattern minimization

    Aloisio, A. / Arbib, C. / Marinelli, F. | British Library Online Contents | 2012
  9.  

    On LP relaxations for the pattern minimization problem

    Aloisio, A. / Arbib, C. / Marinelli, F. | British Library Online Contents | 2011
  10.  

    Phase Noise Issues With FPGA-Embedded DLLs and PLLs in HEP Applications

    Aloisio, A / Giordano, R / Izzo, V | Online Contents | 2011
  11.  

    BaBar vs SuperB: Possible strategies for trigger implementations.

    Branchini, P. / Bocci, V. / Aloisio, A. | IEEE | 2011
  12.  

    Phase Noise Issues With FPGA-embedded DLLs and PLLs in HEP Applications

    Aloisio, A. / Giordano, R. / Izzo, V. | Tema Archive | 2011
  13.  

    Phase Noise Issues With FPGA-Embedded DLLs and PLLs in HEP Applications

    Aloisio, A. / Giordano, R. / Izzo, V. | British Library Online Contents | 2011
  14.  

    Phase Noise Issues With FPGA-Embedded DLLs and PLLs in HEP Applications

    Aloisio, A. / Giordano, R. / Izzo, V. | IEEE | 2011
  15.  

    A Frequency Agile, Self-Adaptive Serial Link on Xilinx FPGAs

    Aloisio, A. / Giordano, R. / Izzo, V. et al. | British Library Online Contents | 2015
  16.  

    Soft-errors in FPGAs at the SuperKEKB interaction point

    Giordano, R. / Izzo, V. / Perrella, S. et al. | IEEE | 2016
  17.  

    A Frequency Agile, Self-Adaptive Serial Link on Xilinx FPGAs

    Aloisio, A. / Giordano, R. / Izzo, V. et al. | IEEE | 2015
  18.  

    A Frequency Agile, Self-Adaptive Serial Link on Xilinx FPGAs

    Aloisio, A / Giordano, R / Izzo, V et al. | Online Contents | 2015
  19.  

    A frequency agile, self-adaptive serial link on Xilinx FPGAs

    Aloisio, A. / Giordano, R. / Izzo, V. et al. | IEEE | 2014

Number of results: 10 | 20 | 50

Feedback