A low leakage non-volatile memory voltage pulse generator for RFID applications (Englisch)

DDECS, IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems, 11
IEEE Operations Center , Piscataway; 2008

A low leakage voltage pulse generator as needed in small non-volatile memories for RFID applications is presented. The voltage regulation loop is based on a capacitive divider which saves the static current usually consumed in a conventional pulse generator based on a resistor divider. The proposed generator has been used in a 64 bytes flash memory embedded in a RFID IC fabricated in a 0.22 mu CMOS process. Experimental results confirming the effectiveness of the proposed generator are reported.

Wie erhalte ich diesen Titel?

Dokumentinformationen


Inhaltsverzeichnis Konferenzband

Das Inhaltsverzeichnis des Konferenzbandes wird automatisch erzeugt, daher kann es lückenhaft sein, obwohl alle Artikel in der TIB verfügbar sind.

1
Deep-Submicron MOS Transistor Matching: A Case Study
Dimitrov, Dimitar P. | 2008
1
Design of Erasure Codes for Digital Multimedia Transmitting
Shinkarenko, K. V. / Vlcek, K. | 2008
1
A New Design Technique for Weakly Indicating Function Blocks
Balasubramanian, P. / Edwards, D.A. | 2008
1
Mixed-Signal DFT for fully testable ASIC
Reznicek, Frantisek | 2008
1
Efficient Allocation of Verification Resources using Revision History Information
Nacif, Jose Augusto / Silva, Thiago / Tavares, Andrea Iabrudi / Fernandes, Antonio O. / Coelho, Claudionor N. | 2008
1
Web-Based Framework for Parallel Distributed Test
Ivask, Eero / Raik, Jaan / Ubar, Raimund | 2008
1
Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform
Subrt, Ondrej / Struhovsky, Petr / Martinek, Pravoslav / Hospodka, Jiri | 2008
1
Breaker Pages
| 2008
1
Advertisements
| 2008
1
Society Related Materials
| 2008
1
Controllable Local Clock Signal Generator for Deep Submicron GALS Architectures
Sobczyk, Artur L. / Luczyk, Arkadiusz W. / Pleskacz, Witold A. | 2008
1
Computation of a nonlinear squashing function in digital neural networks
Havel, Vladimir / Vlcek, Karel | 2008
1
Temperature-Aware Task Mapping for Energy Optimization with Dynamic Voltage Scaling
Bao, M. / Andrei, A. / Eles, P. / Peng, Z. | 2008
1
Analysis of the influence of intermittent faults in a microcontroller
Gracia, J. / Saiz, L.J. / Baraza, J.C. / Gil, D. / Gil, P.J. | 2008
1
Design of Time-to-Digital Converter Output Interface
Miskowicz, Marek | 2008
1
Modeling and observing the jitter in ring oscillators implemented in FPGAs
Valtchanov, Boyan / Aubert, Alain / Bernard, Florent / Fischer, Viktor | 2008
1
Improving Fault Tolerance by Using Reconfigurable Asynchronous Circuits
Friesenbichler, Werner / Panhofer, Thomas / Delvai, Martin | 2008
1
A novel method for test and calibration of capacitive accelerometers with a fully electrical setup
Dumas, N. / Azais, F. / Mailly, F. / Richardson, A. / Nouet, P. | 2008
1
Diagnosis of Realistic Defects Based on the X-Fault Model
Polian, Ilia / Nakamura, Yusuke / Engelke, Piet / Spinner, Stefan / Miyase, Kohei / Kajihara, Seiji / Becker, Bernd / Wen, Xiaoqing | 2008
1
The Influence of Global Parametric Faults on Analogue Electronic Circuits Time Domain Response Features
Jantos, P. / Grzechca, D. / Golonek, T. / Rutkowski, J. | 2008
1
Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology
Alstad, Havard Pedersen / Aunet, Snorre | 2008
1
Mapping of 40 MHz MIMO SDM-OFDM Baseband Processing on Multi-Processor SDR Platform
Palkovic, M. / Cappelle, H. / Glassee, M. / Bougard, B. / van der Perre, L. | 2008
1
Fast Boolean Minimizer for Completely Specified Functions
Fiser, Petr / Rucky, Premysl / Vanova, Irena | 2008
1
A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units
Petcu, Virgil E. / Amaricai, Alexandru / Vladutiu, Mircea | 2008
1
Boolean Formalisation of the PMC Model for Faulty Units Diagnosis in Regular Multi-Processor Systems
Manik, M. / Gramatova, E. | 2008
1
Design and Simulation of Runtime Reconfigurable Systems
Pionteck, Thilo / Albrecht, Carsten / Koch, Roman / Brix, Torben / Maehle, Erik | 2008
1
Various MDCT implementations in 0.35μ CMOS
Malik, Peter / Balaz, Marcel / Simlastik, Martin / Luczyk, Arkadiusz / Pleskacz, Witold | 2008
1
MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoC
Shafik, Rishad A. / Rosinger, Paul / Al-Hashimi, Bashir M. | 2008
1
Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator
Drutarovsky, Milos / Varchola, Michal | 2008
1
Probabilistic Model Checking and Reliability of Results
Wimmer, Ralf / Kortus, Alexander / Herbstritt, Marc / Becker, Bernd | 2008
1
Evaluation of the Iddq Signature in devices with Gauss-distributed background current
Schat, Jan | 2008
1
Excitation optimization in fault diagnosis of analog electronic circuits
Chruszczyk, L. / Rutkowski, J. | 2008
1
The Wall Ahead is Made of Rubber
Flautner, Krisztian | 2008
1
Continuous-Time Common-Mode Feedback Circuit for Applications with Large Output Swing and High Output Impedance
Yan, Weixun / Zimmermann, Horst | 2008
1
Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits
Semiao, J. / Rodriguez-Andina, J. J. / Vargas, F. / Santos, M. / Teixeira, I. / Teixeira, P. | 2008
1
Rapid Prototyping of NoC Architectures from a SystemC Specification
Deniziak, Stanislaw / Tomaszewski, Robert | 2008
1
The HDL and FE Thermal Modeling of Heterogeneous Systems
Janczyk, G. / Bieniek, T. | 2008
1
Code Coverage Analysis using High-Level Decision Diagrams
Raik, Jaan / Reinsalu, Uljana / Ubar, Raimund / Jenihhin, Maksim / Ellervee, Peeter | 2008
1
Calculating the fault coverage for dual neighboring faults using single stuck-at fault patterns
Schat, Jan | 2008
1
A Low Leakage Non-Volatile Memory Voltage Pulse Generator for RFID Applications
Bucci, Marco / Luzzi, Raimondo / Vargas, Santos Torres | 2008
1
Efficient Estimation of Die-Level Process Parameter Variations via the EM-Algorithm
Zjajo, Amir / Krishnan, Shaji / de Gyvez, Jose Pineda | 2008
1
Improving Circuit Security against Power Analysis Attacks with Subthreshold Operation
Alstad, Havard Pedersen / Aunet, Snorre | 2008
1
Incremental SAT Instance Generation for SAT-based ATPG
Tille, Daniel / Drechsler, Rolf | 2008
1
Gain reduction by gate-leakage currents in regulated cascodes
Schlogl, F. / Schneider-Hornstein, K. / Zimmermann, H. | 2008
1
Implementation of Dynamically Reconfigurable Test Architecture for FPGA Circuits
Rozkovec, Martin | 2008
1
A Partial Scan Based Test Generation for Asynchronous Circuits
Vasudevan, D.P. / Efthymiou, A. | 2008
1
Testing an Emergency Luminaire Circuit Using a Fault Dictionary Approach
Konstantinou, Dimitrios K. / Dimopoulos, Michael G. / Papakostas, Dimitris K. / Hatzopoulos, Alkis A. / Spyronasios, Alexios | 2008
1
Experimental Analog Circuit for Parametric Test Methods Efficiency Evaluation
Brenkus, J. / Stopjakova, V. / Mihalov, J. | 2008
1
Optimal Backgrounds Selection for Multi Run Memory Testing
Mrozek, Ireneusz / Yarmolik, Vyacheslav | 2008
1
Table of Contents
| 2008
1
The Quest for Test: Will Redundancy Cover All?
Manhaeve, Hans | 2008
1
Portable Measurement Equipment for Continuous Biomedical Monitoring using Microelectrodes
Majer, L. / Stopjakova, V. | 2008
1
Novel Hardware Implementation of Adaptive Median Filters
Vasicek, Zdenek / Sekanina, Lukas | 2008
1
IP-based Systematic Design of Power-and Matching-limited Circuits
Smola, David / Pantucek, Ludek | 2008
1
Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration
Starecek, Lukas / Sekanina, Lukas / Kotasek, Zdenek | 2008
1
A Cost Effective BIST Second-Order Σ-Δ Modulator
Hong, Hao-Chiao / Liang, Sheng-Chuan / Song, Hong-Chin | 2008
1
Author index
| 2008
1
A Resistorless Voltage Reference Source for 90 nm CMOS Technology with Low Sensitivity to Process and Temperature Variations
Borejko, Tomasz / Pleskacz, Witold A. | 2008
1
A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing Angles
Jambor, T. / Zaum, D. / Olbrich, M. / Barke, E. | 2008
1
Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip
Lu, Zhonghai / Xia, Lei / Jantsch, Axel | 2008
1
A System-On-Chip for Wireless Body Area Sensor Network Node
Stamenkovic, Z. / Panic, G. / Schoof, G. | 2008
1
On Minimizing RTOS Aperiodic Tasks Server Energy Consumption
Dudacek, Karel | 2008
1
Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs
Kafka, Leos | 2008
1
Ad-Hoc Translations to Close Verilog Semantics Gap
Haufe, Christian / Rogin, Frank | 2008
1
Network Probe for Flexible Flow Monitoring
Zadnik, Martin / Korenek, Jan / Kobiersky, Petr / Lengal, Ondrej | 2008
1
Calculation of LFSR Seed and Polynomial Pair for BIST Applications
Jutman, A. / Tsertov, A. / Ubar, R. | 2008
1
Built-In Current Monitor for IDDQ Testing in CMOS 90 nm Technology
Beresinski, Marcin J. / Borejko, Tomasz / Pleskacz, Witold A. / Stopjakova, Viera | 2008
1
On-chip Integration of Magnetic Force Sensing Current Monitors
Donoval, Martin / Daricek, Martin / Stopjakova, Viera / Marek, Juraj | 2008
1
SoCECT: System on Chip Embedded Core Test
Higgins, Michael / MacNamee, Ciaran / Mullane, Brendan | 2008
1
The Guiding Light for Chip Testing
Kundu, Sandip | 2008
1
An Integrated Input Encoding and Symbolic Functional Decomposition for LUT-Based FPGAs
Deniziak, Stanislaw / Wisniewski, Mariusz | 2008
1
Concurrent Error Detection for Combinational Logic Blocks Implemented with Embedded Memory Blocks of FPGAs
Krasniewski, Andrzej | 2008
1
A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III
Cheng, Kuo-Hsing / Hung, Cheng-Liang / Chang, Chih-Hsien / Lo, Yu-Lung / Yang, Wei-Bin / Miaw, Jiunn-Way | 2008
1
Low-Voltage Low-Power Highly Linear Down-Sampling Mixer in 65nm Digital CMOS Technology
Schweiger, Kurt / Zimmermann, Horst | 2008
1
NetCOPE: Platform for Rapid Development of Network Applications
Martinek, Tomas / Kosek, Martin | 2008
1
Interconnect Faults Identification and Localization Using Modified Ring LFSRs
Hlawiczka, Andrzej / Gucwa, Krzysztof / Garbolino, Tomasz / Kopec, Michal | 2008
1
SoC Symbolic Simulation: a case study on delay fault testing
Bosio, A. / Girard, P. / Pravossoudovich, S. / Bemardi, P. | 2008
1
Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCs
Perez H., W. J. / Medina, J. Velasco / Ravotto, D. / Sanchez, E. / Reorda, M. Sonza | 2008
C1
Covers
| 2008

Ähnliche Titel