Modeling and observing the jitter in ring oscillators implemented in FPGAs (English)
- New search for: Valtchanov, B.
- New search for: Aubert, A.
- New search for: Bernard, F.
- New search for: Fischer, V.
- New search for: Valtchanov, B.
- New search for: Aubert, A.
- New search for: Bernard, F.
- New search for: Fischer, V.
In:
DDECS, IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems, 11
;
275-280
;
2008
-
ISBN:
- Conference paper / Print
-
Title:Modeling and observing the jitter in ring oscillators implemented in FPGAs
-
Contributors:
-
Published in:
-
Publisher:
- New search for: IEEE Operations Center
-
Place of publication:Piscataway
-
Publication date:2008
-
Size:6 Seiten, 5 Quellen
-
ISBN:
-
Type of media:Conference paper
-
Type of material:Print
-
Language:English
-
Keywords:
-
Source:
Table of contents conference proceedings
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 1
-
A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA IIICheng, Kuo-Hsing / Hung, Cheng-Liang / Chang, Chih-Hsien / Lo, Yu-Lung / Yang, Wei-Bin / Miaw, Jiunn-Way et al. | 2008
- 1
-
Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on ChipLu, Zhonghai / Xia, Lei / Jantsch, Axel et al. | 2008
- 1
-
Boolean Formalisation of the PMC Model for Faulty Units Diagnosis in Regular Multi-Processor SystemsManik, M. / Gramatova, E. et al. | 2008
- 1
-
Design of Time-to-Digital Converter Output InterfaceMiskowicz, Marek et al. | 2008
- 1
-
A Partial Scan Based Test Generation for Asynchronous CircuitsVasudevan, D.P. / Efthymiou, A. et al. | 2008
- 1
-
Improving Fault Tolerance by Using Reconfigurable Asynchronous CircuitsFriesenbichler, Werner / Panhofer, Thomas / Delvai, Martin et al. | 2008
- 1
-
SoC Symbolic Simulation: a case study on delay fault testingBosio, A. / Girard, P. / Pravossoudovich, S. / Bemardi, P. et al. | 2008
- 1
-
Advertisements| 2008
- 1
-
Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCsPerez H., W. J. / Medina, J. Velasco / Ravotto, D. / Sanchez, E. / Reorda, M. Sonza et al. | 2008
- 1
-
Fast Boolean Minimizer for Completely Specified FunctionsFiser, Petr / Rucky, Premysl / Vanova, Irena et al. | 2008
- 1
-
The HDL and FE Thermal Modeling of Heterogeneous SystemsJanczyk, G. / Bieniek, T. et al. | 2008
- 1
-
Code Coverage Analysis using High-Level Decision DiagramsRaik, Jaan / Reinsalu, Uljana / Ubar, Raimund / Jenihhin, Maksim / Ellervee, Peeter et al. | 2008
- 1
-
Diagnosis of Realistic Defects Based on the X-Fault ModelPolian, Ilia / Nakamura, Yusuke / Engelke, Piet / Spinner, Stefan / Miyase, Kohei / Kajihara, Seiji / Becker, Bernd / Wen, Xiaoqing et al. | 2008
- 1
-
Controllable Local Clock Signal Generator for Deep Submicron GALS ArchitecturesSobczyk, Artur L. / Luczyk, Arkadiusz W. / Pleskacz, Witold A. et al. | 2008
- 1
-
Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based CircuitsSemiao, J. / Rodriguez-Andina, J. J. / Vargas, F. / Santos, M. / Teixeira, I. / Teixeira, P. et al. | 2008
- 1
-
A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing AnglesJambor, T. / Zaum, D. / Olbrich, M. / Barke, E. et al. | 2008
- 1
-
Continuous-Time Common-Mode Feedback Circuit for Applications with Large Output Swing and High Output ImpedanceYan, Weixun / Zimmermann, Horst et al. | 2008
- 1
-
Mapping of 40 MHz MIMO SDM-OFDM Baseband Processing on Multi-Processor SDR PlatformPalkovic, M. / Cappelle, H. / Glassee, M. / Bougard, B. / van der Perre, L. et al. | 2008
- 1
-
Low-Voltage Low-Power Highly Linear Down-Sampling Mixer in 65nm Digital CMOS TechnologySchweiger, Kurt / Zimmermann, Horst et al. | 2008
- 1
-
Network Probe for Flexible Flow MonitoringZadnik, Martin / Korenek, Jan / Kobiersky, Petr / Lengal, Ondrej et al. | 2008
- 1
-
NetCOPE: Platform for Rapid Development of Network ApplicationsMartinek, Tomas / Kosek, Martin et al. | 2008
- 1
-
Interconnect Faults Identification and Localization Using Modified Ring LFSRsHlawiczka, Andrzej / Gucwa, Krzysztof / Garbolino, Tomasz / Kopec, Michal et al. | 2008
- 1
-
The Influence of Global Parametric Faults on Analogue Electronic Circuits Time Domain Response FeaturesJantos, P. / Grzechca, D. / Golonek, T. / Rutkowski, J. et al. | 2008
- 1
-
On-chip Integration of Magnetic Force Sensing Current MonitorsDonoval, Martin / Daricek, Martin / Stopjakova, Viera / Marek, Juraj et al. | 2008
- 1
-
Table of Contents| 2008
- 1
-
Design of Erasure Codes for Digital Multimedia TransmittingShinkarenko, K. V. / Vlcek, K. et al. | 2008
- 1
-
Concurrent Error Detection for Combinational Logic Blocks Implemented with Embedded Memory Blocks of FPGAsKrasniewski, Andrzej et al. | 2008
- 1
-
MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoCShafik, Rishad A. / Rosinger, Paul / Al-Hashimi, Bashir M. et al. | 2008
- 1
-
Evaluation of the Iddq Signature in devices with Gauss-distributed background currentSchat, Jan et al. | 2008
- 1
-
Reduction of Test Vectors Volume by Means of Gate-Level ReconfigurationStarecek, Lukas / Sekanina, Lukas / Kotasek, Zdenek et al. | 2008
- 1
-
A novel method for test and calibration of capacitive accelerometers with a fully electrical setupDumas, N. / Azais, F. / Mailly, F. / Richardson, A. / Nouet, P. et al. | 2008
- 1
-
SoCECT: System on Chip Embedded Core TestHiggins, Michael / MacNamee, Ciaran / Mullane, Brendan et al. | 2008
- 1
-
Breaker Pages| 2008
- 1
-
Mixed-Signal DFT for fully testable ASICReznicek, Frantisek et al. | 2008
- 1
-
Testing an Emergency Luminaire Circuit Using a Fault Dictionary ApproachKonstantinou, Dimitrios K. / Dimopoulos, Michael G. / Papakostas, Dimitris K. / Hatzopoulos, Alkis A. / Spyronasios, Alexios et al. | 2008
- 1
-
Calculation of LFSR Seed and Polynomial Pair for BIST ApplicationsJutman, A. / Tsertov, A. / Ubar, R. et al. | 2008
- 1
-
Virtual Testing Environment for A/D Converters in Verilog-A and Maple PlatformSubrt, Ondrej / Struhovsky, Petr / Martinek, Pravoslav / Hospodka, Jiri et al. | 2008
- 1
-
An Integrated Input Encoding and Symbolic Functional Decomposition for LUT-Based FPGAsDeniziak, Stanislaw / Wisniewski, Mariusz et al. | 2008
- 1
-
Portable Measurement Equipment for Continuous Biomedical Monitoring using MicroelectrodesMajer, L. / Stopjakova, V. et al. | 2008
- 1
-
Gain reduction by gate-leakage currents in regulated cascodesSchlogl, F. / Schneider-Hornstein, K. / Zimmermann, H. et al. | 2008
- 1
-
Optimal Backgrounds Selection for Multi Run Memory TestingMrozek, Ireneusz / Yarmolik, Vyacheslav et al. | 2008
- 1
-
The Wall Ahead is Made of RubberFlautner, Krisztian et al. | 2008
- 1
-
Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS TechnologyAlstad, Havard Pedersen / Aunet, Snorre et al. | 2008
- 1
-
A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point UnitsPetcu, Virgil E. / Amaricai, Alexandru / Vladutiu, Mircea et al. | 2008
- 1
-
Web-Based Framework for Parallel Distributed TestIvask, Eero / Raik, Jaan / Ubar, Raimund et al. | 2008
- 1
-
Excitation optimization in fault diagnosis of analog electronic circuitsChruszczyk, L. / Rutkowski, J. et al. | 2008
- 1
-
Experimental Analog Circuit for Parametric Test Methods Efficiency EvaluationBrenkus, J. / Stopjakova, V. / Mihalov, J. et al. | 2008
- 1
-
Incremental SAT Instance Generation for SAT-based ATPGTille, Daniel / Drechsler, Rolf et al. | 2008
- 1
-
A System-On-Chip for Wireless Body Area Sensor Network NodeStamenkovic, Z. / Panic, G. / Schoof, G. et al. | 2008
- 1
-
Ad-Hoc Translations to Close Verilog Semantics GapHaufe, Christian / Rogin, Frank et al. | 2008
- 1
-
Calculating the fault coverage for dual neighboring faults using single stuck-at fault patternsSchat, Jan et al. | 2008
- 1
-
Efficient Estimation of Die-Level Process Parameter Variations via the EM-AlgorithmZjajo, Amir / Krishnan, Shaji / de Gyvez, Jose Pineda et al. | 2008
- 1
-
The Guiding Light for Chip TestingKundu, Sandip et al. | 2008
- 1
-
The Quest for Test: Will Redundancy Cover All?Manhaeve, Hans et al. | 2008
- 1
-
Rapid Prototyping of NoC Architectures from a SystemC SpecificationDeniziak, Stanislaw / Tomaszewski, Robert et al. | 2008
- 1
-
Various MDCT implementations in 0.35μ CMOSMalik, Peter / Balaz, Marcel / Simlastik, Martin / Luczyk, Arkadiusz / Pleskacz, Witold et al. | 2008
- 1
-
Implementation of Dynamically Reconfigurable Test Architecture for FPGA CircuitsRozkovec, Martin et al. | 2008
- 1
-
A Cost Effective BIST Second-Order Σ-Δ ModulatorHong, Hao-Chiao / Liang, Sheng-Chuan / Song, Hong-Chin et al. | 2008
- 1
-
Improving Circuit Security against Power Analysis Attacks with Subthreshold OperationAlstad, Havard Pedersen / Aunet, Snorre et al. | 2008
- 1
-
A Resistorless Voltage Reference Source for 90 nm CMOS Technology with Low Sensitivity to Process and Temperature VariationsBorejko, Tomasz / Pleskacz, Witold A. et al. | 2008
- 1
-
On Minimizing RTOS Aperiodic Tasks Server Energy ConsumptionDudacek, Karel et al. | 2008
- 1
-
Modeling and observing the jitter in ring oscillators implemented in FPGAsValtchanov, Boyan / Aubert, Alain / Bernard, Florent / Fischer, Viktor et al. | 2008
- 1
-
Efficient Allocation of Verification Resources using Revision History InformationNacif, Jose Augusto / Silva, Thiago / Tavares, Andrea Iabrudi / Fernandes, Antonio O. / Coelho, Claudionor N. et al. | 2008
- 1
-
Design and Simulation of Runtime Reconfigurable SystemsPionteck, Thilo / Albrecht, Carsten / Koch, Roman / Brix, Torben / Maehle, Erik et al. | 2008
- 1
-
Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAsKafka, Leos et al. | 2008
- 1
-
IP-based Systematic Design of Power-and Matching-limited CircuitsSmola, David / Pantucek, Ludek et al. | 2008
- 1
-
Built-In Current Monitor for IDDQ Testing in CMOS 90 nm TechnologyBeresinski, Marcin J. / Borejko, Tomasz / Pleskacz, Witold A. / Stopjakova, Viera et al. | 2008
- 1
-
Society Related Materials| 2008
- 1
-
Deep-Submicron MOS Transistor Matching: A Case StudyDimitrov, Dimitar P. et al. | 2008
- 1
-
Computation of a nonlinear squashing function in digital neural networksHavel, Vladimir / Vlcek, Karel et al. | 2008
- 1
-
Temperature-Aware Task Mapping for Energy Optimization with Dynamic Voltage ScalingBao, M. / Andrei, A. / Eles, P. / Peng, Z. et al. | 2008
- 1
-
Analysis of the influence of intermittent faults in a microcontrollerGracia, J. / Saiz, L.J. / Baraza, J.C. / Gil, D. / Gil, P.J. et al. | 2008
- 1
-
Novel Hardware Implementation of Adaptive Median FiltersVasicek, Zdenek / Sekanina, Lukas et al. | 2008
- 1
-
A New Design Technique for Weakly Indicating Function BlocksBalasubramanian, P. / Edwards, D.A. et al. | 2008
- 1
-
Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number GeneratorDrutarovsky, Milos / Varchola, Michal et al. | 2008
- 1
-
Probabilistic Model Checking and Reliability of ResultsWimmer, Ralf / Kortus, Alexander / Herbstritt, Marc / Becker, Bernd et al. | 2008
- 1
-
A Low Leakage Non-Volatile Memory Voltage Pulse Generator for RFID ApplicationsBucci, Marco / Luzzi, Raimondo / Vargas, Santos Torres et al. | 2008
- 1
-
Author index| 2008
- C1
-
Covers| 2008