A Compact On-Chip ECC for Low Cost Flash Memories (Englisch)
- Neue Suche nach: Tanzawa, T.
- Neue Suche nach: Tanaka, T.
- Neue Suche nach: Takeuchi, K.
- Neue Suche nach: Shirota, R.
- Neue Suche nach: Aritome, S.
- Neue Suche nach: Watanabe, H.
- Neue Suche nach: Hemink, G.
- Neue Suche nach: Shimigu, K.
- Neue Suche nach: Sato, S.
- Neue Suche nach: Takeuchi, Y.
- Neue Suche nach: Tanzawa, T.
- Neue Suche nach: Tanaka, T.
- Neue Suche nach: Takeuchi, K.
- Neue Suche nach: Shirota, R.
- Neue Suche nach: Aritome, S.
- Neue Suche nach: Watanabe, H.
- Neue Suche nach: Hemink, G.
- Neue Suche nach: Shimigu, K.
- Neue Suche nach: Sato, S.
- Neue Suche nach: Takeuchi, Y.
- Neue Suche nach: Young, I. A.
- Neue Suche nach: Sakurai, N.
In:
The 1996 Symposium on VLSI Circuits
5
;
662-669
;
1997
-
ISSN:
- Aufsatz (Zeitschrift) / Print
-
Titel:A Compact On-Chip ECC for Low Cost Flash Memories
-
Beteiligte:Tanzawa, T. ( Autor:in ) / Tanaka, T. ( Autor:in ) / Takeuchi, K. ( Autor:in ) / Shirota, R. ( Autor:in ) / Aritome, S. ( Autor:in ) / Watanabe, H. ( Autor:in ) / Hemink, G. ( Autor:in ) / Shimigu, K. ( Autor:in ) / Sato, S. ( Autor:in ) / Takeuchi, Y. ( Autor:in )
-
Erschienen in:The 1996 Symposium on VLSI Circuits , 5 ; 662-669IEEE JOURNAL OF SOLID STATE CIRCUITS ; 32, 5 ; 662-669
-
Verlag:
- Neue Suche nach: IEEE INSTITUTE OF ELECTRICAL AND ELECTRONICS
-
Erscheinungsdatum:01.01.1997
-
Format / Umfang:8 pages
-
ISSN:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Print
-
Sprache:Englisch
- Neue Suche nach: 621 / 621.3
- Weitere Informationen zu Dewey Decimal Classification
-
Klassifikation:
-
Datenquelle:
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Inhaltsverzeichnis – Band 32, Ausgabe 5
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 618
-
EditorialYoung, I.A. et al. | 1997
- 621
-
The Beginnings Of The Symposium On VLSI Circuits| 1997
- 621
-
The Beginning of the Symposium on VLSI CircuitNagata, M. et al. | 1997
- 624
-
Limitations and Challenges of Multigigabit DRAM Chip Design (Invited Paper)Itoh, K. et al. | 1997
- 624
-
Limitations and challenges of multigigabit DRAM chip designItoh, K. / Nakagome, Y. / Kimura, S. / Watanabe, T. et al. | 1997
- 635
-
A Modular Architecture for a 6 4-Gbyte-s, 8-Mb DRAM-Integrated Media ChipWatanabe, T. et al. | 1997
- 642
-
Low-Voltage, High-Speed Circuit Designs for Gigabit DRAM'sLee, K. et al. | 1997
- 642
-
Low-voltage, high-sppeed circuit designs for gigabit DRAM'sLee, K. / Kim, C. / Ryu, D.R. / Sim, J. / Lee, S. / Moon, B.S. / Kim, K.Y. / Kim, N.J. / Yoo, S.M. / Yoon, H. et al. | 1997
- 649
-
2-V-100-ns IT-IC Nonvolatile Ferroelectric Memory Architecture with Bitline-Driven Read Scheme and Nonrelaxation Reference CellHirano, H. et al. | 1997
- 649
-
2-V/100-ns 1T/1C nonvolatile ferroelectric memory architecture with bitline-driven read scheme and nonrelaxation reference cellHirano, H. / Honda, T. / Moriwaki, N. / Nakakuma, T. / Inoue, A. / Nakane, G. / Chaya, S. / Sumi, T. et al. | 1997
- 649
-
2-V/100-ns 1T/IC Nonvolatile Ferroelectric Memory Architecture with Bitline-Driven Read Scheme and Nonrelaxation Reference CellHirano, H. / Honda, T. / Moriwaki, N. / Nakakuma, T. / Inoue, A. / Nakane, G. / Chaya, S. / Sumi, T. et al. | 1997
- 655
-
The Charge-Share Modified (CSM) Precharge-Level Architecture for High-Speed and Low-Power Ferroelectric MemoryFujisawa, H. et al. | 1997
- 662
-
A Compact On-Chip ECC for Low Cost Flash MemoriesTanzawa, T. et al. | 1997
- 670
-
A 120-mm2 64-Mb NAND Flash Memory Achieving 180 ns-Byte Effective Program SpeedKim, J.-K. et al. | 1997
- 681
-
A 700-Mb-s-pin CMOS Signaling Interface Using Current Integrating ReceiversSidiropoulos, S. et al. | 1997
- 691
-
A 960-Mb-s-pin Interface for Skew-Tolerant Bus Using Low Jitter PLLKim, S. et al. | 1997
- 701
-
A High Bandwidth Constant gm and Slew-Rate Rail-to-Rail CMOS Input Circuit and its Application to Analog Cells for Low Voltage VLSI SystemsRedman-White, W. et al. | 1997
- 713
-
A Mixed-Signal RAM Decision-Feedback Equalizer for Disk DrivesRothenberg, B.C. et al. | 1997
- 722
-
A CMOS Channel-Select Filter for a Direct-Conversion Wireless ReceiverChang, P.J. et al. | 1997
- 722
-
A CMOS channel-select filter for a direct-conversion wireles receiverChang, P.J. / Rofougaran, A. / Abidi, A.A. et al. | 1997
- 730
-
A 2-GHz 1.6-mW Phase-Locked LoopRazavi, B. et al. | 1997
- 736
-
A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral InductorsCraninckx, J. et al. | 1997
- 745
-
A 1.5-V, 1.5-GHz CMOS Low Noise AmplifierShaeffer, D.K. et al. | 1997
- 760
-
A Fully Integrated Low-Noise 1-GHz Frequency Synthesizer Design for Mobile Communication ApplicationLee, S.-J. et al. | 1997
- 760
-
A Fully Integrated Low-Noise I-GHz Frequency Synthesizer Design for Mobile Communication ApplicationLee, S.-J. / Kim, B. / Lee, K. et al. | 1997
- 766
-
A Direct Digital Synthesizer with Interpolation CircuitsNakagawa, T. et al. | 1997
- 771
-
IEEE Solid-State Circuits Society Logo Search| 1997