Proceedings - Second International Symposium on High-Performance Computer Architecture, February 3 - 7, 1996, San Jose, California (Englisch)
- Neue Suche nach: HPCA
- Weitere Informationen zu HPCA:
- http://d-nb.info/gnd/5179199-7
- Neue Suche nach: IEEE Computer Society, Technical Committee on Computer Architecture
- Weitere Informationen zu IEEE Computer Society, Technical Committee on Computer Architecture:
- http://d-nb.info/gnd/3023482-7
- Neue Suche nach: HPCA
- Weitere Informationen zu HPCA:
- http://d-nb.info/gnd/5179199-7
- Neue Suche nach: IEEE Computer Society, Technical Committee on Computer Architecture
- Weitere Informationen zu IEEE Computer Society, Technical Committee on Computer Architecture:
- http://d-nb.info/gnd/3023482-7
1996
-
ISBN:
- Konferenzband / Print
-
Titel:Proceedings - Second International Symposium on High-Performance Computer Architecture, February 3 - 7, 1996, San Jose, California
-
Beteiligte:
-
Kongress:IEEE International Symposium on High-Performance Computer Architecture (HPCA) ; 2 ; 1996 ; San Jose, Calif.
-
Verlag:
- Neue Suche nach: IEEE Computer Society Press
-
Erscheinungsort:Los Alamitos, Calif. [u.a.]
-
Erscheinungsdatum:1996
-
Format / Umfang:XII, 335 S
-
Anmerkungen:28 cm
graph Darst
IEEE catalog number 96TB100017. IEEE Computer Society Press order number PR07237
Includes bibliographical references and index -
ISBN:
-
Medientyp:Konferenzband
-
Format:Print
-
Sprache:Englisch
-
Reportnr. / Förderkennzeichen:PR07237, 96TB100017
- Neue Suche nach: 004/.35
- Weitere Informationen zu Dewey Decimal Classification
-
Schlagwörter:
-
Klassifikation:
DDC: 004/.35 -
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 4
-
Performance Evaluation of a Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor ServersKarlsson, M. / Stenstroem, P. / IEEE et al. | 1996
- 14
-
Improving Release-Consistent Shared Virtual Memory Using Automatic UpdateIftode, L. / Dubnicki, C. / Felten, E. W. / Li, K. / IEEE et al. | 1996
- 26
-
A Comparison of Entry Consistency and Lazy Release Consistency ImplementationsAdve, S. V. / Cox, A. L. / Dwarkadas, S. / Rajamony, R. / IEEE et al. | 1996
- 40
-
Register File Design Considerations in Dynamically Scheduled ProcessorsFarkas, K. I. / Jouppi, N. P. / Chow, P. / IEEE et al. | 1996
- 52
-
Co-Scheduling Hardware and Software PipelinesGovindarajan, R. / Altman, E. R. / Gao, G. R. / IEEE et al. | 1996
- 62
-
Representative Traces for Processor Models with Infinite CacheIyengar, V. S. / Trevillyan, L. H. / Bose, P. / IEEE et al. | 1996
- 74
-
The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory MultiprocessorsNayfeh, B. A. / Olukotun, K. / Singh, J. P. / IEEE et al. | 1996
- 85
-
Improving the Data Cache Performance of Multiprocessor Operating SystemsXia, C. / Torrellas, J. / IEEE et al. | 1996
- 95
-
Bus-Based COMA - Reducing Traffic in Shared-Bus MultiprocessorsLandin, A. / Dahlgren, F. / IEEE et al. | 1996
- 108
-
RMB - A Reconfigurable Multiple Bus NetworkElGindy, H. / Somani, A. K. / Schroeder, H. / Schmeck, H. / IEEE et al. | 1996
- 118
-
On the Multiplexing Degree Required to Embed Permutations in a Class of Networks with Direct InterconnectsQiao, C. / Mei, Y. / IEEE et al. | 1996
- 130
-
Shuffle-Ring: Overcoming the Increasing Degree of HypercubeChen, G. / Lau, F. C. M. / IEEE et al. | 1996
- 144
-
Telegraphos: High-Performance Networking for Parallel Processing on Workstation ClustersMarkatos, E. P. / Katevenis, M. G. H. / IEEE et al. | 1996
- 154
-
Protected, User-level DMA for the SHRIMP Network InterfaceBlumrich, M. A. / Dubnicki, C. / Felten, E. W. / Li, K. / IEEE et al. | 1996
- 166
-
Using Memory-Mapped Network Interfaces to Improve the Performance of Distributed Shared MemoryKontothanassis, L. I. / Scott, M. L. / IEEE et al. | 1996
- 180
-
Fault-Tolerant Multicast Routing in the Mesh with No Virtual ChannelsLibeskind-Hadas, R. / Watkins, K. / Hehre, T. / IEEE et al. | 1996
- 191
-
A Topology-Independent Generic Methodology for Deadlock-Free Wormhole RoutingPark, H. / Agrawal, D. P. / IEEE et al. | 1996
- 201
-
Fault-Tolerance with Multimodule RoutersChalasani, S. / Boppana, R. V. / IEEE et al. | 1996
- 212
-
Multitasking and Multithreading on a Multiprocessor with Virtual Shared MemoryMuller, H. L. / Stallard, P. W. A. / Warren, D. H. D. / IEEE et al. | 1996
- 212
-
Multitasking and multithreading on a multiprozessor with virtual shared memoryMuller, H.L. / Stallard, P.W.A. / Warren, D.H.D. et al. | 1996
- 222
-
A Cache Coherency Protocol for Optically Connected Parallel Computer SystemsReisner, J. A. / Wailes, T. S. / IEEE et al. | 1996
- 222
-
A cache coherency protocol for optically connected parallel computersReisner, J.A. / Wailes, T.S. et al. | 1996
- 232
-
Parallel Intersecting Compressed Bit Vectors in a High Speed Query Server for Processing Postal AddressesYang, W.-J. / Sridhar, R. / Demjanenko, V. / IEEE et al. | 1996
- 244
-
Predictive Sequential Associative CacheCalder, B. / Grunwald, D. / Emer, J. / IEEE et al. | 1996
- 254
-
Distributed Prefetch-buffer/Cache Design for High-Performance Memory SystemsAlexander, T. / Kedem, G. / IEEE et al. | 1996
- 270
-
Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC WorkloadsCvetanovic, Z. / Bhandarkar, D. / IEEE et al. | 1996
- 281
-
Decoupled Vector ArchitecturesEspasa, R. / Valero, M. / IEEE et al. | 1996
- 291
-
Performance study of multithreaded superscalar microprocessorGulati, M. / Bagherzadeh, N. et al. | 1996
- 291
-
Performance Study of a Multithreaded Superscalar MicroprocessorGulati, M. / Bagherzadeh, N. / IEEE et al. | 1996
- 303
-
Two Adaptive Hybrid Cache Coherency ProtocolsAnderson, C. / Karlin, A. R. / IEEE et al. | 1996
- 314
-
A Shared-bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-chip MultiprocessorTakahashi, M. / Takano, H. / Kaneko, E. / Suzuki, S. / IEEE et al. | 1996
- 323
-
Distance-Adaptive Update Protocols for Scalable Shared-Memory MultiprocessorsRaynaud, A. / Zhang, Z. / Torrellas, J. / IEEE et al. | 1996
- i
-
Proceedings. Second International Symposium on High-Performance Computer Architecture| 1996