31st Annual International Symposium on Computer Architecture : proceedings : München, Germany, June 19-23, 2004 (Englisch)
- Neue Suche nach: International Symposium on Computer Architecture
- Neue Suche nach: IEEE Computer Society
- Neue Suche nach: International Symposium on Computer Architecture
- Neue Suche nach: IEEE Computer Society
2011
-
ISBN:
- Konferenzband / Elektronische Ressource
-
Titel:31st Annual International Symposium on Computer Architecture : proceedings : München, Germany, June 19-23, 2004
-
Weitere Titelangaben:ISCA 2004
Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on -
Beteiligte:
-
Kongress:International Symposium on Computer Architecture ; 31st
-
Verlag:
- Neue Suche nach: IEEE Computer Society
-
Erscheinungsort:Los Alamitos, Calif
-
Erscheinungsdatum:2011
-
Format / Umfang:1 Online-Ressource (xiv, 388 pages)
-
Anmerkungen:illustrations
"IEEE Computer Society Order Number P2143 ; ACM Order Number 415044"--Title page verso
"ISCA 2004"--Half title page
Includes bibliographical references and author index
Use copy Restrictions unspecified star MiAaHDL -
ISBN:
-
Medientyp:Konferenzband
-
Format:Elektronische Ressource
-
Sprache:Englisch
- Neue Suche nach: 004.22
- Weitere Informationen zu Dewey Decimal Classification
-
Schlagwörter:
-
Klassifikation:
DDC: 004.22 -
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 2
-
Evaluation of the Raw microprocessor: an exposed-wire-delay architecture for ILP and streamsTaylor, M.B. / Psota, J. / Saraf, A. / Shnidman, N. / Strumpen, V. / Frank, M. / Amarasinghe, S. / Agarwal, A. / Lee, W. / Miller, J. et al. | 2004
- 14
-
Evaluating the Imagine stream architectureJung Ho Ahn, / Dally, W.J. / Khailany, B. / Kapasi, U.J. / Das, A. et al. | 2004
- 26
-
Field-testing IMPACT EPIC research results in Itanium 2Sias, J.W. / Sain-zee Ueng, / Kent, G.A. / Steiner, I.M. / Nystrom, E.M. / Hwu, W.-M.W. et al. | 2004
- 40
-
Wire delay is not a problem for SMT (in the near future)Vijaykumar, T.N. / Chishti, Z. et al. | 2004
- 52
-
The vector-thread architectureKrashinsky, R. / Batten, C. / Hampton, M. / Gerding, S. / Pharris, B. / Casper, J. / Asanovic, K. et al. | 2004
- 64
-
Single-ISA heterogeneous multi-core architectures for multithreaded workload performanceKumar, R. / Tullsen, D.M. / Ranganathan, P. / Jouppi, N.P. / Farkas, K.I. et al. | 2004
- 76
-
Microarchitecture optimizations for exploiting memory-level parallelismYuan Chou, / Fahs, B. / Abraham, S. et al. | 2004
- 90
-
Memory ordering: a value-based approachCain, H.W. / Lipasti, M.H. et al. | 2004
- 102
-
Transactional memory coherence and consistencyHammond, L. / Wong, V. / Chen, M. / Carlstrom, B.D. / Davis, J.D. / Hertzberg, B. / Prabhu, M.K. / Honggo Wijaya, / Kozyrakis, C. / Olukotun, K. et al. | 2004
- 114
-
TSOtool: a program for verifying memory systems using the memory consistency modelHangal, S. / Vahia, D. / Manovit, C. / Lu, J.-Y.J. / Narayanan, S. et al. | 2004
- 124
-
SMTp: an architecture for next-generation scalable multi-threadingChaudhuri, M. / Heinrich, M. et al. | 2004
- 138
-
A formal approach to frequent energy adaptations for multimedia applicationsHughes, C.J. / Adve, S.V. et al. | 2004
- 150
-
Synchroscalar: a multiple clock domain, power-aware, tile-based embedded processorOliver, J. / Rao, R. / Sultana, P. / Crandall, J. / Czernikowski, E. / Jones, L.W. / Franklin, D. / Akella, V. / Chong, F.T. et al. | 2004
- 162
-
Power awareness through selective dynamically optimized tracesRosner, R. / Almog, Y. / Moffie, M. / Schwartz, N. / Mendelson, A. et al. | 2004
- 176
-
X-RAY: a non-invasive exclusive caching mechanism for RAIDsBairavasundaram, L.N. / Sivathanu, M. / Arpaci-Dusseau, A.C. / Arpaci-Dusseau, R.H. et al. | 2004
- 188
-
Low-latency virtual-channel routers for on-chip networksMullins, R. / West, A. / Moore, S. et al. | 2004
- 198
-
Immunet: a cheap and robust fault-tolerant packet routing mechanismPuente, V. / Gregorio, J.A. / Vallejo, F. / Beivide, R. et al. | 2004
- 212
-
Adaptive cache compression for high-performance processorsAlameldeen, A.R. / Wood, D.A. et al. | 2004
- 224
-
iWatcher: efficient architectural support for software debuggingPin Zhou, / Feng Qin, / Wei Liu, / Yuanyuan Zhou, / Torrellas, J. et al. | 2004
- 238
-
From sequences of dependent instructions to functions: an approach for improving performance without ILP or speculationYehia, S. / Temam, O. et al. | 2004
- 250
-
Prophet/critic hybrid branch predictionFalcon, A. / Stark, J. / Ramirez, A. / Lai, K. / Valero, M. et al. | 2004
- 264
-
Techniques to reduce the soft error rate of a high-performance microprocessorWeaver, C. / Emer, J. / Mukherjee, S.S. / Reinhardt, S.K. et al. | 2004
- 276
-
The case for lifetime reliability-aware microprocessorsSrinivasan, J. / Adve, S.V. / Bose, P. / Rivers, J.A. et al. | 2004
- 288
-
Exploiting resonant behavior to reduce inductive noisePowell, M.D. / Vijaykumar, T.N. et al. | 2004
- 302
-
Use-based register caching with decoupled indexingButts, J.A. / Sohi, G.S. et al. | 2004
- 314
-
A content aware integer register file organizationGonzalez, R. / Cristal, A. / Ortega, D. / Veidenbaum, A. / Valero, M. et al. | 2004
- 325
-
Physical register inliningLipasti, M.H. / Mestan, B.R. / Gunadi, E. et al. | 2004
- 338
-
A first-order superscalar processor modelKarkhanis, T.S. / Smith, J.E. et al. | 2004
- 350
-
Control flow modeling in statistical simulation for accurate and efficient processor design studiesEeckhout, L. / Bell, R.H. / Stougie, B. / De Bosschere, K. / John, L.K. et al. | 2004
- 364
-
Extended split-issue: enabling flexibility in the hardware implementation of NUAL VLIW DSPsIyer, B. / Srinivasan, S. / Jacob, B. et al. | 2004
- 376
-
A complexity-effective approach to ALU bandwidth enhancement for instruction-level temporal redundancyParashar, A. / Gurumurthi, S. / Sivasubramaniam, A. et al. | 2004
- 387
-
Author index| 2004
- i
-
Proceedings 31st Annual International Symposium on Computer Architecture| 2004
- iv
-
Copyright page| 2004
- ix
-
General co-chairs' message| 2004
- v
-
Table of contents| 2004
- x
-
Program chair's message| 2004
- xi
-
Committees| 2004
- xiii
-
Reviewers| 2004