The performance impact of block sizes and fetch strategies (Englisch)
- Neue Suche nach: Przybylski, S.
- Neue Suche nach: Przybylski, S.
In:
Proceedings. The 17th Annual International Symposium on Computer Architecture
;
160-169
;
1990
-
ISBN:
- Aufsatz (Konferenz) / Print
-
Titel:The performance impact of block sizes and fetch strategies
-
Weitere Titelangaben:Die Leistungsauswirkungen von Blockgrößen und Zugriffsstrategien
-
Beteiligte:Przybylski, S. ( Autor:in )
-
Erschienen in:
-
Verlag:
- Neue Suche nach: IEEE Comput. Soc. Press
-
Erscheinungsort:Los Alamitos
-
Erscheinungsdatum:1990
-
Format / Umfang:10 Seiten, 21 Quellen
-
ISBN:
-
DOI:
-
Medientyp:Aufsatz (Konferenz)
-
Format:Print
-
Sprache:Englisch
-
Schlagwörter:
-
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 0_1
-
Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8)| 1990
- 2
-
Weak ordering-a new definitionAdve, S.V. / Hill, M.D. et al. | 1990
- 15
-
Memory consistency and event ordering in scalable shared-memory multiprocessorsGharachorloo, K. / Lenoski, D. / Laudon, J. / Gibbons, P. / Gupta, A. / Hennessy, J. et al. | 1990
- 27
-
Synchronization with multiprocessor cachesLee, J. / Ramachandran, U. et al. | 1990
- 40
-
Dynamic processor allocation in hypercube computersChuang, P.J. / Tzeng, N.F. et al. | 1990
- 50
-
A new approach to fast control of r2*r2 3-stage Benes networks of r*r crossbar switchesYoussef, A. / Arden, B. et al. | 1990
- 60
-
Virtual-channel flow controlDally, W.J. et al. | 1990
- 70
-
Supporting systolic and memory communication in iWarpBorkar, S. / Cohn, R. / Cox, G. / Gross, T. / Kung, H.T. / Lam, M. / Levine, M. / Moore, B. / Moore, W. / Peterson, C. et al. | 1990
- 82
-
Monsoon: an explicit token-store architecturePapadopoulos, G.M. / Culler, D.E. et al. | 1990
- 92
-
The K2 parallel processor: architecture and hardware implementationAnnaratone, M. / Fillo, M. / Nakabayashi, K. / Viredaz, M. et al. | 1990
- 104
-
APRIL: a processor architecture for multiprocessingAgarwal, A. / Lim, B.H. / Kranz, D. / Kubiatowicz, J. et al. | 1990
- 115
-
PLUS: a distributed shared-memory systemBisiani, R. / Ravishankar, M. et al. | 1990
- 125
-
Adaptive software cache management for distributed shared memory architecturesBennett, J.K. / Carter, J.B. / Zwaenepoel, W. et al. | 1990
- 138
-
An empirical evaluation of two memory-efficient directory methodsO'Krafka, B.W. / Newton, A.R. et al. | 1990
- 148
-
The directory-based cache coherence protocol for the DASH multiprocessorLenoski, D. / Laudon, J. / Gharachorloo, K. / Gupta, A. / Hennessy, J. et al. | 1990
- 160
-
The performance impact of block sizes and fetch strategiesPrzybylski, S. et al. | 1990
- 172
-
Performance comparison of load/store and symmetric instruction set architecturesAlpert, D. / Averbuch, A. / Danieli, O. et al. | 1990
- 182
-
Reducing the cost of branches by using registersDavidson, J.W. / Whalley, D.B. et al. | 1990
- 192
-
An investigation of static versus dynamic schedulingLove, C.E. / Jordan, H.F. et al. | 1990
- 204
-
VAX vector architectureBhandarkar, D. / Brunner, R. et al. | 1990
- 216
-
Multiple instruction issue in the NonStop Cyclone processorHorst, R.W. / Harris, R.L. / Jardine, R.L. et al. | 1990
- 228
-
Performance of an OLTP application on Symmetry multiprocessor systemThakkar, S.S. / Sweiger, M. et al. | 1990
- 239
-
The impact of synchronization and granularity on parallel systemsChen, D.K. / Su, H.M. / Yew, P.C. et al. | 1990
- 250
-
Trace-driven simulations for a two-level cache design of open bus systemsBugge, H.O. / Kristiansen, E.H. / Bakka, B.O. et al. | 1990
- 260
-
Performance measurement and trace driven simulation of parallel CAD and numeric applications on a hypercube multicomputerHsu, J.M. / Banerjee, P. et al. | 1990
- 270
-
Generation and analysis of very long address tracesBorg, A. / Kessler, R.E. / Wall, D.W. et al. | 1990
- 282
-
Fast Prolog with an extended general purpose architectureHolmer, B.K. / Sano, B. / Carlton, M. / Van Roy, P. / Haygood, R. / Bush, W.R. / Despain, A.M. / Pendleton, J.M. / Dobry, T. et al. | 1990
- 292
-
Architectural support for the management of tightly-coupled fine-grain goals in Flat Concurrent PrologAlkalaj, L. / Lang, T. / Ercegovac Milos et al. | 1990
- 302
-
Balance in architectural designHo, S. / Snyder, L. et al. | 1990
- 312
-
A study of I/O behavior of Perfect benchmarks on a multiprocessorReddy, A.L.N. / Banerjee, P. et al. | 1990
- 322
-
Maximizing performance in a striped disk arrayChen, P.M. / Patterson, D.A. et al. | 1990
- 332
-
A distributed I/O architecture for HARTSShin, K.G. / Dykema, G. et al. | 1990
- 344
-
Boosting beyond static scheduling in a superscalar processorSmith, M.D. / Lam, M.S. / Horowitz, M.A. et al. | 1990
- 355
-
The TLB slice-a low-cost high-speed address translation mechanismTaylor, G. / Davies, P. / Farmwald, M. et al. | 1990
- 364
-
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffersJouppi, N.P. et al. | 1990