A Non-orthogonal Clock Distribution Network and Its Performance Evaluation in Presence of Process Variations and Inductive Effects (Englisch)
- Neue Suche nach: Zhang, X.
- Neue Suche nach: Jiang, X.
- Neue Suche nach: Horiguchi, S.
- Neue Suche nach: Zhang, X.
- Neue Suche nach: Jiang, X.
- Neue Suche nach: Horiguchi, S.
In:
VLSI; GLSVLSI'06
;
336-340
;
2006
-
ISBN:
- Aufsatz (Konferenz) / Print
-
Titel:A Non-orthogonal Clock Distribution Network and Its Performance Evaluation in Presence of Process Variations and Inductive Effects
-
Beteiligte:
-
Kongress:Symposium, VLSI; GLSVLSI'06 ; 2006 ; Philadelphia, PA
-
Erschienen in:VLSI; GLSVLSI'06 ; 336-340
-
Verlag:
- Neue Suche nach: ACM,
-
Erscheinungsdatum:01.01.2006
-
Format / Umfang:5 pages
-
ISBN:
-
Medientyp:Aufsatz (Konferenz)
-
Format:Print
-
Sprache:Englisch
-
Schlagwörter:
-
Datenquelle:
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 2
-
Design Approaches for Hybrid CMOS/Molecular Memory Based on Experimental Device DataRose, G. S. / Cabe, A. C. / Gergel-Hackett, N. / Majumdar, N. / Stan, M. R. / Bean, J. C. / Harriott, L. R. / Yao, Y. / Tour, J. M. et al. | 2006
- 8
-
Threshold/Majority Logic Synthesis and Concurrent Error Detection Targeting Nanoelectronic ImplementationsZhang, R. / Jha, N. K. et al. | 2006
- 14
-
Measurement and Characterization of Pattern Dependent Process Variations of Interconnect Resistance, Capacitance and Inductance in Nanometer TechnologiesQi, X. / Gyure, A. / Luo, Y. / Lo, S. C. / Shahram, M. / Singhal, K. et al. | 2006
- 19
-
Thermal Analysis of a 3D Die-Stacked High-Performance MicroprocessorPuttaswamy, K. / Loh, G. H. et al. | 2006
- 25
-
HW/SW Partitioning Techniques for Multi-Mode Multi-Task Embedded ApplicationsKim, Y.-J. / Kim, T. et al. | 2006
- 31
-
ISS-Centric Modular HW/SW Co-SimulationFummi, F. / Perbellini, G. / Loghi, M. / Poncino, M. et al. | 2006
- 37
-
An ILP Based Approach to Address Code Generation for Digital Signal ProcessorsOzturk, O. / Kandemir, M. / Tosun, S. et al. | 2006
- 43
-
HW/SW Co-Verification of Embedded Systems using Bounded Model CheckingGrosse, D. / Kuhne, U. / Drechsler, R. et al. | 2006
- 49
-
PWAM Signalling Scheme for High Speed Serial Link Transceiver DesignTang, R. / Kim, Y.-B. et al. | 2006
- 53
-
High Speed Differential Pulse-/Width Control Loop Based on Frequency-to-Voltage ConvertersBui, H. T. / Savaria, Y. et al. | 2006
- 57
-
Synthesis of a Wideband Low Noise AmplifierJajoo, A. / Sperling, M. / Mukherjee, T. et al. | 2006
- 63
-
A 0.13um CMOS 10 Gb/s Current-Mode Class AB Serial Link Transmitter with Low Supply Voltage SensitivityLi, M. / Yuan, F. et al. | 2006
- 63
-
A 0.13 micron CMOS 10 Gb/s current-mode class AB serial link transmitter with low supply voltage sensitivityLi, Minghai / Yuan, Fei et al. | 2006
- 67
-
Dominator-based Partitioning for Delay OptimizationBaneres, D. / Cortadella, J. / Kishinevsky, M. et al. | 2006
- 73
-
How Does Partitioning Matter for 3D Floorplanning?Yan, T. / Dong, Q. / Takashima, Y. / Kajitani, Y. et al. | 2006
- 79
-
Low-Power Clustering with Minimum Logic Replication for Coarse-grained, Antifuse Based FPGAsKang, C. W. / Pedram, M. et al. | 2006
- 85
-
Shuttle Mask Floorplanning with Modified Alpha-Restricted GridChing, R. L. S. / Young, E. F. Y. et al. | 2006
- 91
-
Delay and Power Estimation Models of Low-Swing Interconnects for Design PlanningLiu, X. / Chen, S. et al. | 2006
- 95
-
A Simulation Methodology for Reliability Analysis in Multi-Core SoCsCoskun, A. K. / Rosing, T. S. / Leblebici, Y. / De Micheli, G. et al. | 2006
- 100
-
Power Density Minimization for Highly-Associative Caches in Embedded ProcessorsKu, J. C. / Ozdemir, S. / Memik, G. / Ismail, Y. et al. | 2006
- 105
-
An Evaluation of the Impact of Gate Oxide Tunneling on Dual-Vt-Based Leakage Reduction TechniquesOliver, L. D. / Chakrabarty, K. / Massoud, H. Z. et al. | 2006
- 111
-
Efficient Encoding for Address Buses with Temporal Redundancy for Simultaneous Area and Energy ReductionLiu, J. / Sundaresan, K. / Mahapatra, N. R. et al. | 2006
- 115
-
General Transistor-Level Methodology on VLSI Low-Power DesignLuo, Z. et al. | 2006
- 119
-
Delay and Peak Power Minimization for On-Chip Buses using Temporal RedundancyNajeeb, K. / Gupta, V. / Kamakoti, V. / Mutyam, M. et al. | 2006
- 123
-
Low-Noise High-Precision Operational Amplifier Using Vertical NPN Transistor in CMOS TechnologyLi, Z. / Lai, F. / Yu, M. et al. | 2006
- 127
-
A New Power-Area Efficient 4-PAM Full-Clock CMOS Pre-Emphasis Transmitter for 10Gb/s Serial LinksYuan, F. et al. | 2006
- 131
-
A Low-Power and High-Linear Double-Balanced Switching MixerChen, J.-D. / Lin, Z.-M. et al. | 2006
- 135
-
Nonlinearity Analysis in ISD DMOS LNA's Using Volterra SeriesKoolivand, Y. / Shoaei, O. / Fotowat-Ahmadi, A. / Zahabi, A. / Jabedar-Maralani, P. et al. | 2006
- 140
-
On-Chip 3.3V-to-1.8V Voltage Down Converter for Low-Power VLSI ChipsZhou, Q. / Lai, F. / Yu, M. et al. | 2006
- 144
-
A SiGe BiCMOS Linear Regulator with Wideband, High Power Supply RejectionNguyen, H. D. / Blalock, B. J. / Chen, S. et al. | 2006
- 149
-
Optimizing Noise-Immune Nanoscale Circuits using Principles of Markov Random FieldsNepal, K. / Bahar, R. I. / Mundy, J. / Patterson, W. R. / Zaslavsky, A. et al. | 2006
- 153
-
Dynamic Instruction Schedulers in a 3-Dimensional Integration TechnologyPuttaswamy, K. / Loh, G. H. et al. | 2006
- 159
-
Yield Enhancement of Asynchronous Logic Circuits through 3-Dimensional Integration TechnologyPeng, S. / Manohar, R. et al. | 2006
- 165
-
Effects of Process and Environmental Variations on Timing Characteristics of Clocked RegistersRoberts, W. R. / Velenis, D. et al. | 2006
- 169
-
On Finding the Minimum Test Set of a BDD-based CircuitPaul, G. / Pal, A. / Bhattacharya, B. B. et al. | 2006
- 173
-
Maximum Effective Distance of On-Chip Decoupling Capacitors in Power Distribution GridsPopovich, M. / Friedman, E. G. / Sotman, M. / Kolodny, A. / Secareanu, R. M. et al. | 2006
- 180
-
Implementation of MOSFET Based Capacitors for Digital ApplicationsShen, B. / Khatri, S. P. / Zourntos, T. et al. | 2006
- 187
-
Efficient Modeling of Integrated Narrow-Band Low Noise Amplifiers for Design Space ExplorationRagheb, T. / Nieuwoudt, A. / Massoud, Y. et al. | 2006
- 192
-
Sensitivity Evaluation of Global Resonant H-Tree Clock Distribution NetworksRosenfeld, J. / Friedman, E. G. et al. | 2006
- 198
-
2 Gbps SerDes Design Based on IBM Cu-11 (130nm) Standard Cell TechnologyBhatti, R. Z. / Denneau, M. / Draper, J. et al. | 2006
- 204
-
Implementation Analysis of NoC: A MPSoC Trace-Driven ApproachTota, S. / Casu, M. R. / Macchiarulo, L. et al. | 2006
- 210
-
From Single Core to Multi-Core to Many Core. Are we ready for a new exponential?Parkhurst, J. et al. | 2006
- 211
-
Techniques for Improved Placement-Coupled Logic ReplicationKim, H. / Lillis, J. / Hrkic, M. et al. | 2006
- 217
-
A Design Flow to Optimize Circuit Delay by Using Standard Cells and PLAsGarg, R. / Sanchez, M. / Gulati, K. / Jayakumar, N. / Gupta, A. / Khatri, S. P. et al. | 2006
- 223
-
Statistical Gate Delay Calculation with Crosstalk Alignment ConsiderationKahng, A. B. / Liu, B. / Xu, X. et al. | 2006
- 229
-
Towards Formal Probabilistic Power-Performance Design Space ExplorationKim, J. / Orshansky, M. et al. | 2006
- 235
-
An Indirect Current Sensing Technique for IDDQ and IDDT TestsChen, C.-S. / Lo, J.-C. / Xia, T. et al. | 2006
- 241
-
SACI: Statistical Static Timing Analysis of Coupled InterconnectsFatemi, H. / Abbaspour, S. / Pedram, M. / Ajami, A. H. / Tuncer, E. et al. | 2006
- 247
-
Performance Verification of High-Performance ASICs Using At-Speed Structural TestIyengar, V. / Johnson, M. / Anemikos, T. / Bassett, B. / Degregorio, M. / Farmer, R. / Grise, G. / Stevens, P. / Taylor, M. / Woytowich, F. et al. | 2006
- 253
-
Crosstalk Analysis in Nanometer TechnologiesNazarian, S. / Iranli, A. / Pedram, M. et al. | 2006
- 259
-
Using Lin-Kernighan Algorithm for Look-up Table Compression to Improve Code DensityBonny, T. / Henkel, J. et al. | 2006
- 266
-
FPGA Implementation of a Parallel EBCOT Tier-1 Encoder that Preserves Coding EfficiencyDamecharla, H. B. / Varma, K. / Carletta, J. E. / Bell, A. E. et al. | 2006
- 272
-
Partial Parallel Factorization in Soft-decision Reed-Solomon DecodingZhang, X. et al. | 2006
- 278
-
Monotonic Static SMOS Tradeoffs in sub-100nm TechnologiesBastani, A. / Zukowski, C. A. et al. | 2006
- 284
-
A Power Optimized Design Methodology for Low-Distortion Sigma-Delta-Pipeline ADCsMajidzadeh, V. / Shoaei, O. et al. | 2006
- 290
-
Perception-Guided Power Minimization for Color Sequential DisplaysCheng, W.-C. / Chao, C.-F. et al. | 2006
- 296
-
Evaluation of On-chip Networks Using Deflection RoutingLu, Z. / Zhong, M. / Jantsch, A. et al. | 2006
- 302
-
A Digit Serial Algorithm for the Integer Power OperationLi, L. / Thornton, M. / Matula, D. W. et al. | 2006
- 308
-
Resource and Delay Efficient Matrix Multiplication using Newer FPGA DevicesCampbell, S. J. / Khatri, S. P. et al. | 2006
- 312
-
Parallel turbo-sum-prodyct decoder architecture for quasi-cyclic LDPC codesDai, Yongmei / Yan, Zhiyuan / Ning Chen et al. | 2006
- 312
-
Parallel Turbo-Sum-Product Decoder Architecture for Quasi-Cyclic LDPC CodesDai, Y. / Yan, Z. / Chen, N. et al. | 2006
- 316
-
Energy-Delay Minimization in Nanoscale Domino LogicFu, B. / Yu, Q. / Ampadu, P. et al. | 2006
- 320
-
High Throughput Architecture for H.264/AVC Forward Transforms BlockAgostini, L. / Porto, R. / Bampi, S. / Rosa, L. / Guntzel, J. / Silva, I. S. et al. | 2006
- 324
-
Hardware/Software Partitioning of Operating Systems: a Behavioral Synthesis ApproachChandra, S. / Regazzoni, F. / Lajolo, M. et al. | 2006
- 330
-
A Practical Approach for Monitoring Analog CircuitsZaki, M. H. / Tahar, S. / Bois, G. et al. | 2006
- 336
-
A Non-orthogonal Clock Distribution Network and Its Performance Evaluation in Presence of Process Variations and Inductive EffectsZhang, X. / Jiang, X. / Horiguchi, S. et al. | 2006
- 341
-
A Transaction-Level NoC Simulation Platform with Architecture-Level Dynamic and Leakage Energy ModelsXi, J. / Zhong, P. et al. | 2006
- 345
-
A Formal Approach for High Level Synthesis Linear Analog SystemsPandit, S. / Mandal, C. / Patra, A. et al. | 2006
- 349
-
Transformation Synthesis for Data Intensive Applications to FPGAsHuang, R. / Vemuri, R. et al. | 2006
- 353
-
An Integrated Circuit/Behavioral Simulation Framework for Continuous-Time Sigma-Delta ADCsEL-Nozahi, M. / Massoud, Y. et al. | 2006
- 357
-
A Heuristic Algorithm to Minimize ESOPs for Multiple-output Incompletely Specified FunctionsKalathas, M. / Voudouris, D. / Papakonstantinou, G. et al. | 2006
- 362
-
Test Generation using SAT-based Bounded Model Checking for Validation of Pipelined ProcessorsKoo, H.-M. / Mishra, P. et al. | 2006
- 366
-
An Efficient Algorithm for Partitioning Parameterized Polygons into RectanglesTseng, I.-L. / Postula, A. et al. | 2006
- 372
-
Application of Fast SOCP based Statistical Sizing in the Microprocessor Design FlowMani, M. / Sharma, M. / Orshansky, M. et al. | 2006
- 376
-
Block Alignment in 3D Floorplan Using Layered TCGLaw, J. H. Y. / Young, E. F. Y. / Ching, R. L. S. et al. | 2006
- 381
-
Rapid Intermodulation Distortion Estimation in Fully Balanced Weakly Nonlinear Gm-C Filters using State-Space ModelingSotiriadis, P. / Celik, A. / Zhang, Z. et al. | 2006
- 386
-
Selective Code/Data Migration for Reducing Communication Energy in Embedded MpSoC ArchitecturesOzturk, O. / Kandemir, M. / Son, S. W. / Karakoy, M. et al. | 2006
- 392
-
Dynamic Voltage Scaling for Multitasking Real-Time Systems with Uncertain Execution TimeXian, C. / Lu, Y.-H. et al. | 2006
- 398
-
Low-Power Cache Organization Through Selective Tag Translation for Embedded Processors with Virtual Memory SupportZhou, X. / Petrov, P. et al. | 2006
- 404
-
STV-Cache: A Leakage Energy-Efficient Architecture for Data CachesPatel, K. / Benini, L. / Macii, E. / Poncino, M. et al. | 2006
- 410
-
A Design Methodology for Temperature Variation Insensitive Low Power CircuitsKumar, R. / Kursun, V. et al. | 2006
- 416
-
Circuit Architecture for Low-power Race-free Programmable Logic ArraysSamson, G. / Clark, L. T. et al. | 2006
- 422
-
An Energy-Efficient Temporal Encoding Circuit Technique for On-Chip High Performance BusesZheng, Q. / Wang, J. / Ye, Y. et al. | 2006
- 428
-
Leakage Current Starved Domino LogicLiu, Z. / Kursun, V. et al. | 2006