The Locality-Aware Adaptive Cache Coherence Protocol (Englisch)
- Neue Suche nach: Kurian, G.
- Neue Suche nach: Khan, O.
- Neue Suche nach: Devadas, S.
- Neue Suche nach: Kurian, G.
- Neue Suche nach: Khan, O.
- Neue Suche nach: Devadas, S.
In:
COMPUTER ARCHITECTURE NEWS
;
41
, 3
;
523-534
;
2013
-
ISSN:
- Aufsatz (Zeitschrift) / Print
-
Titel:The Locality-Aware Adaptive Cache Coherence Protocol
-
Beteiligte:
-
Erschienen in:COMPUTER ARCHITECTURE NEWS ; 41, 3 ; 523-534
-
Verlag:
- Neue Suche nach: IEEE Computer Society
-
Erscheinungsdatum:01.01.2013
-
Format / Umfang:12 pages
-
ISSN:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Print
-
Sprache:Englisch
- Neue Suche nach: 004.22
- Weitere Informationen zu Dewey Decimal Classification
-
Klassifikation:
DDC: 004.22 -
Datenquelle:
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Inhaltsverzeichnis – Band 41, Ausgabe 3
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 1
-
Session 1A: Accelerators and Emerging Architectures - Continuous Real-World Inputs Can Open Up Alternative Accelerator DesignsBelhadj, Bilel et al. | 2013
- 1
-
Continuous Real-World Inputs Can Open Up Alternative Accelerator DesignsBelhadj, B. / Joubert, A. / Li, Z. / Heliot, R. / Temam, O. et al. | 2013
- 13
-
Flicker: A Dynamically Adaptive Architecture for Power Limited Multicore SystemsPetrica, Paula et al. | 2013
- 24
-
Convolution Engine: Balancing Efficiency and Flexibility in Specialized ComputingQadeer, Wajahat et al. | 2013
- 36
-
Thin Servers with Smart Pipes: Designing SoC Accelerators for MemcachedLim, Kevin et al. | 2013
- 48
-
Understanding and Mitigating Refresh Overheads in High-Density DDR4 DRAM SystemsMukundan, J. / Hunter, H. / Kim, K.-h. / Stuecheli, J. / Martinez, J.F. et al. | 2013
- 48
-
Session 1B: DRAM and Memory Controller Issues - Understanding and Mitigating Refresh Overheads in High-Density DDR4 DRAM SystemsMukundan, Janani et al. | 2013
- 60
-
An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling MechanismsLiu, Jamie et al. | 2013
- 72
-
ArchShield: Architectural Framework for Assisting DRAM Scaling by Tolerating High Error-RatesNair, Prashant J et al. | 2013
- 84
-
Improving Memory Scheduling via Processor-Side Load Criticality InformationGhose, Saugata et al. | 2013
- 96
-
Agile, Efficient Virtualization Power Management with Low-latency Server Power StatesIsci, C. / McIntosh, S. / Kephart, J. / Das, R. / Hanson, J. / Piper, S. / Wolford, R. / Brey, T. / Kantner, R. / Ng, A. et al. | 2013
- 96
-
Session 2A: Virtualization - Agile, Efficient Virtualization Power Management with Low-latency Server Power StatesIsci, Canturk et al. | 2013
- 108
-
Secure I/O Device Sharing among Virtual Machines on Multiple HostsTu, Cheng-Chun et al. | 2013
- 120
-
Improving Virtualization in the Presence of Software Managed Translation Lookaside BuffersChang, Xiaotao et al. | 2013
- 130
-
Session 2B: Heterogeneous and Fine-Grained Architectures - Microarchitectural Mechanisms to Exploit Value Structure in SIMT ArchitecturesKim, Ji et al. | 2013
- 130
-
Microarchitectural Mechanisms to Exploit Value Structure in SIMT ArchitecturesKim, J. / Torng, C. / Srinath, S. / Lockhart, D. / Batten, C. et al. | 2013
- 142
-
Trigerred Instructions: A Control Paradigm for Spatially-Programmed ArchitecturesParashar, Angshuman et al. | 2013
- 154
-
Utility-Based Acceleration of Multithreaded Applications on Asymmetric CMPsJoao, Jose A et al. | 2013
- 166
-
Session 3A: Emerging Technologies - Quantum Rotations: A Case Study in Static and Dynamic Machine-Code Generation for Quantum ComputersKudrow, Daniel et al. | 2013
- 166
-
Quantum Rotations: A Case Study in Static and Dynamic Machine-Code Generation for Quantum ComputersKudrow, D. / Bier, K. / Deng, Z. / Franklin, D. / Tomita, Y. / Brown, K.R. / Chong, F.T. et al. | 2013
- 177
-
DNA-based Molecular Architecture with Spatially Localized ComponentsMuscat, Richard A et al. | 2013
- 189
-
AC-DIMM: Associative Computing with STT-MRAMGuo, Qing et al. | 2013
- 201
-
Session 3B: Memory Consistency and Transactions - Exploring Memory Consistency for Massively-Threaded Throughput-Oriented ProcessorsHechtman, Blake A et al. | 2013
- 201
-
Exploring Memory Consistency for Massively-Threaded Throughput-Oriented ProcessorsHechtman, B.A. / Sorin, D.J. et al. | 2013
- 213
-
WeeFence: Toward Making Fences Free in TSODuan, Yuelu et al. | 2013
- 225
-
Robust Architectural Support for Transactional Memory in the POWER ArchitectureCain, Harold W et al. | 2013
- 237
-
Session 4A: Big Data - Efficient Virtual Memory for Big Memory ServersBasu, Arkaprava et al. | 2013
- 237
-
Efficient Virtual Memory for Big Memory ServersBasu, A. / Gandhi, J. / Chang, J. / Hill, M.D. / Swift, M.M. et al. | 2013
- 249
-
Navigating Big Data with High-Throughput, Energy-Efficient Data PartitioningWu, Lisa et al. | 2013
- 261
-
LINQits: Big Data on Little ClientsChung, Eric S et al. | 2013
- 273
-
STREX: Boosting Instruction Cache Reuse in OLTP Workloads Through Stratified Transaction ExecutionAtta, Islam et al. | 2013
- 285
-
Session 4B: Power and Energy - Cooperative Boosting: Needy Versus Greedy Power ManagementPaul, Indrani et al. | 2013
- 285
-
Cooperative Boosting: Needy Versus Greedy Power ManagementPaul, I. / Manne, S. / Arora, M. / Bircher, W.L. / Yalamanchili, S. et al. | 2013
- 297
-
Dynamic Reduction of Voltage Margins by Leveraging On-chip ECC in Itanium II ProcessorsBacha, Anys et al. | 2013
- 308
-
A Hardware Evaluation of Cache Partitioning to Improve Utilization and Energy-Efficiency while Preserving ResponsivenessCook, Henry et al. | 2013
- 320
-
Catnap: Energy-Proportional Multiple Network-on-ChipDas, Reetuparna et al. | 2013
- 332
-
Session 5A: GPUs - Orchestrated Scheduling and Prefetching for GPGPUsJog, Adwait et al. | 2013
- 332
-
Orchestrated Scheduling and Prefetching for GPGPUsJog, A. / Kayiran, O. / Mishra, A.K. / Kandemir, M.T. / Mutlu, O. / Iyer, R. / Das, C.R. et al. | 2013
- 344
-
An Energy-Efficient and Scalable eDRAM-Based Register File Architecture for GPGPUJing, Naifeng et al. | 2013
- 356
-
Maximizing SIMD Resource Utilization in GPGPUs with SIMD Lane PermutationRhu, Minsoo et al. | 2013
- 368
-
SIMD Divergence Optimization through Intra-Warp CompactionVaidya, Aniruddha S et al. | 2013
- 380
-
Reducing Memory Access Latency with Asymmetric DRAM Bank OrganizationsAhn, J.H. / Lee, J.W. / Seongil, O. / Ro, Y. / Son, Y.H. et al. | 2013
- 380
-
Session 5B: Memory - Reducing Memory Access Latency with Asymmetric DRAM Bank OrganizationsAhn, Jung Ho et al. | 2013
- 392
-
CPU Transparent Protection of OS Kernel and Hypervisor Integrity with Programmable DRAMLiu, Ziyi et al. | 2013
- 404
-
Die-Stacked DRAM Caches for Servers: Hit Ratio, Latency, or Bandwidth? Have it All with Footprint CacheJevdjic, Djordje et al. | 2013
- 416
-
Resilient Die-stacked DRAM CachesSim, Jaewoong et al. | 2013
- 428
-
Session 6A: Non-Volatile Storage - Bit Mapping for Balanced PCM Cell ProgrammingDu, Yu et al. | 2013
- 428
-
Bit Mapping for Balanced PCM Cell ProgrammingDu, Y. / Zhou, M. / Childers, B.R. / Mosse, D. / Melhem, R. et al. | 2013
- 440
-
Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliable Memory SystemSeong, Nak Hee et al. | 2013
- 452
-
Zombie Memory: Extending Memory Lifetime by Reviving Dead BlocksAzevedo, Rodolfo et al. | 2013
- 464
-
QuickSAN: A Storage Area Network for Fast, Distributed, Solid State DisksCaulfield, Adrian M et al. | 2013
- 475
-
ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-Core SystemsSanchez, D. / Kozyrakis, C. et al. | 2013
- 475
-
Session 6B: Simulation and Analysis Techniques - ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-Core SystemsSanchez, Daniel et al. | 2013
- 487
-
GPUWattch: Enabling Energy Optimizations in GPGPUsLeng, Jingwen et al. | 2013
- 499
-
Studying Multicore Processor Scaling via Reuse Distance AnalysisWu, Meng-Ju et al. | 2013
- 511
-
Criticality Stacks: Identifying Critical Threads in Parallel Programs using Synchronization BehaviorDu Bois, Kristof et al. | 2013
- 523
-
The Locality-Aware Adaptive Cache Coherence ProtocolKurian, G. / Khan, O. / Devadas, S. et al. | 2013
- 523
-
Session 7A: Cache Coherence - The Locality-Aware Adaptive Cache Coherence ProtocolKurian, George et al. | 2013
- 535
-
A New Perspective for Efficient Virtual-Cache CoherenceKaxiras, Stefanos et al. | 2013
- 547
-
Protozoa: Adaptive Granularity Cache CoherenceZhao, Hongzhou et al. | 2013
- 559
-
On the Feasibility of Online Malware Detection with Performance CountersDemme, J. / Maycock, M. / Schmitz, J. / Tang, A. / Waksman, A. / Sethumadhavan, S. / Stalfo, S. et al. | 2013
- 559
-
Session 7B: Security - On the Feasibility of Online Malware Detection with Performance CountersDemme, John et al. | 2013
- 571
-
Design Space Exploration and Optimization of Path Oblivious RAM in Secure ProcessorsRen, Ling et al. | 2013
- 583
-
SurfNOC: A Low Latency and Provably Non-Interfering Approach to Secure Networks-on-ChipWassel, Hassan M G et al. | 2013
- 595
-
Session 8A: Data Centers - Virtualizing Power Distribution in DatacentersWang, Di et al. | 2013
- 595
-
Virtualizing Power Distribution in DatacentersWang, D. / Ren, C. / Sivasubramaniam, A. et al. | 2013
- 607
-
Bubble-Flux: Precise Online QoS Management for Increased Utilization in Warehouse Scale ComputersYang, Hailong et al. | 2013
- 619
-
Whare-Map: Heterogeneity in "Homogeneous" Warehouse-Scale ComputersMars, Jason et al. | 2013
- 631
-
Session 8B: Reliability and Debugging - Deconfigurable Microprocessor Architectures for Silicon Debug AccelerationFoutris, Nikos et al. | 2013
- 631
-
Deconfigurable Microprocessor Architectures for Silicon Debug AccelerationFoutris, N. / Gizopoulos, D. / Vera, X. / Gonzalez, A. et al. | 2013
- 643
-
QuickRec: Prototyping an Intel Architecture Extension for Record and Replay of Multithreaded ProgramsPokam, Gilles et al. | 2013
- 655
-
Non-Race Concurrency Bug Detection Through Order-Sensitive Critical SectionsHuang, Ruirui et al. | 2013
-
ISCA 2013 Sponsors and Supporters| 2013
-
ISCA 2013 External Reviwers| 2013
-
Author Index| 2013
-
ISC A 2013 Program Committee| 2013
-
ISCA 2013 Organization| 2013