Fast-response low-ripple envelope follower (Englisch)
- Neue Suche nach: Alegre, J.P.
- Neue Suche nach: Celma, S.
- Neue Suche nach: García del Pozo, J.M.
- Neue Suche nach: Medrano, N.
- Neue Suche nach: Alegre, J.P.
- Neue Suche nach: Celma, S.
- Neue Suche nach: García del Pozo, J.M.
- Neue Suche nach: Medrano, N.
In:
Integration, the VLSI Journal
;
42
, 2
;
169-174
;
2008
-
ISSN:
- Aufsatz (Zeitschrift) / Elektronische Ressource
-
Titel:Fast-response low-ripple envelope follower
-
Beteiligte:Alegre, J.P. ( Autor:in ) / Celma, S. ( Autor:in ) / García del Pozo, J.M. ( Autor:in ) / Medrano, N. ( Autor:in )
-
Erschienen in:Integration, the VLSI Journal ; 42, 2 ; 169-174
-
Verlag:
- Neue Suche nach: Elsevier B.V.
-
Erscheinungsdatum:14.05.2008
-
Format / Umfang:6 pages
-
ISSN:
-
DOI:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Elektronische Ressource
-
Sprache:Englisch
-
Schlagwörter:
-
Datenquelle:
Inhaltsverzeichnis – Band 42, Ausgabe 2
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 103
-
QNoC asynchronous routerDobkin, Rostislav (Reuven) / Ginosar, Ran / Kolodny, Avinoam et al. | 2008
- 116
-
Reconfigurable Formula Not Shown modulator topology design through hierarchical mapping and constraint extractionWei, Y. / Doboli, A. et al. | 2009
- 116
-
Reconfigurable modulator topology design through hierarchical mapping and constraint extractionWei, Ying / Doboli, Alex et al. | 2008
- 128
-
Protection against soft errors in the space environment: A finite impulse response (FIR) filter case studyMaestro, J.A. / Reviriego, P. / Reyes, P. / Ruano, O. et al. | 2008
- 137
-
Analog circuit optimization system based on hybrid evolutionary algorithmsLiu, Bo / Wang, Yan / Yu, Zhiping / Liu, Leibo / Li, Miao / Wang, Zheng / Lu, Jing / Fernández, Francisco V. et al. | 2008
- 149
-
Efficient modulo Formula Not Shown adder architecturesVergos, H. T. / Efstathiou, C. et al. | 2009
- 149
-
Efficient modulo adder architecturesVergos, H.T. et al. | 2009
- 149
-
Efficient modulo adder architecturesVergos, H.T. / Efstathiou, C. et al. | 2008
- 158
-
Multiple block structure-preserving reduced order modeling of interconnect circuitsMi, Ning / Tan, Sheldon X.-D. / Yan, Boyuan et al. | 2008
- 169
-
Fast-response low-ripple envelope followerAlegre, J.P. / Celma, S. / García del Pozo, J.M. / Medrano, N. et al. | 2008
- 175
-
Thermal aware placement in 3D ICs using quadratic uniformity modeling approachYan, Haixia / Zhou, Qiang / Hong, Xianlong et al. | 2008
- 181
-
A Sigma-Delta ADC design automation tool with embedded performance estimatorTalay, Selçuk / Deniz, Engin / Dündar, Günhan et al. | 2008
- 193
-
Hierarchical Krylov subspace based reduction of large interconnectsLi, Duo / Tan, Sheldon X.-D. / Wu, Lifeng et al. | 2008
- 203
-
Incremental analysis of large VLSI LayoutsAgrawal, Akash / Gupta, Prosenjit et al. | 2008
- 217
-
Improved throughput bit-serial multiplier for GF(2m) fieldsSelimis, George N. / Fournaris, Apostolos P. / Michail, Harris E. / Koufopavlou, Odysseas et al. | 2008
- 227
-
Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulationHan, Sang-Il / Chae, Soo-Ik / Brisolara, Lisane / Carro, Luigi / Popovici, Katalin / Guerin, Xavier / Jerraya, Ahmed A. / Huang, Kai / Li, Lei / Yan, Xiaolang et al. | 2008
- 246
-
Block flipping and white space distribution for wirelength minimizationSham, Chiu-Wing / Young, Evangeline F.Y. et al. | 2008
- 254
-
A low-power switched-current CDMA matched filter employing MOS linear matching cell with on-chip A/D converterYamasaki, Toshihiko / Nakayama, Tomoyuki / Shibata, Tadashi et al. | 2008
- 262
-
Solving modern mixed-size placement instancesRoy, Jarrod A. / Ng, Aaron N. / Aggarwal, Rajat / Ramachandran, Venky / Markov, Igor L. et al. | 2008
- I
-
Call for Papers| 2008