P2IP: A novel low-latency Programmable Pipeline Image Processor (Englisch)
- Neue Suche nach: Possa, Paulo
- Neue Suche nach: Harb, Naim
- Neue Suche nach: Dokládalová, Eva
- Neue Suche nach: Valderrama, Carlos
- Neue Suche nach: Possa, Paulo
- Neue Suche nach: Harb, Naim
- Neue Suche nach: Dokládalová, Eva
- Neue Suche nach: Valderrama, Carlos
In:
Microprocessors and Microsystems
;
39
, 7
;
529-540
;
2015
-
ISSN:
- Aufsatz (Zeitschrift) / Elektronische Ressource
-
Titel:P2IP: A novel low-latency Programmable Pipeline Image Processor
-
Beteiligte:Possa, Paulo ( Autor:in ) / Harb, Naim ( Autor:in ) / Dokládalová, Eva ( Autor:in ) / Valderrama, Carlos ( Autor:in )
-
Erschienen in:Microprocessors and Microsystems ; 39, 7 ; 529-540
-
Verlag:
- Neue Suche nach: Elsevier B.V.
-
Erscheinungsdatum:01.01.2015
-
Format / Umfang:12 pages
-
ISSN:
-
DOI:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Elektronische Ressource
-
Sprache:Englisch
-
Schlagwörter:
-
Datenquelle:
Inhaltsverzeichnis – Band 39, Ausgabe 7
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 435
-
Formal approach for the safety assessment of embedded controller based on programmable electronic hardwareSagoo, Jaspal S. et al. | 2015
- 444
-
Matrix computing coprocessor for an embedded systemZhang, Bin / Mei, Kuizhi / Zhao, Jizhong et al. | 2015
- 457
-
Combining execution pipelines to improve parallel implementation of HMMER on FPGAAbbas, Naeem / Derrien, Steven / Rajopadhye, Sanjay / Quinton, Patrice / Cornu, Alexandre / Lavenier, Dominique et al. | 2015
- 471
-
Thread-level synthetic benchmarks for multicore systemsSen, Alper / Deniz, Etem et al. | 2015
- 480
-
An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGASoltani, Abolfazl / Sharifian, Saeed et al. | 2015
- 494
-
Analysis of the efficiency of the census transform algorithm implemented on FPGATavera-Vaca, C.-A. / Almanza-Ojeda, D.-L. / Ibarra-Manzano, M.-A. et al. | 2015
- 504
-
ARM-based arrhythmia beat monitoring systemRaj, Sandeep / Praveen Chand, G.S.S. / Ray, Kailash Chandra et al. | 2015
- 512
-
Designing quantum-dot cellular automata counters with energy consumption analysisAngizi, Shaahin / Moaiyeri, Mohammad Hossein / Farrokhi, Shohreh / Navi, Keivan / Bagherzadeh, Nader et al. | 2015
- 521
-
Design of an efficient dual mode reconfigurable FIR filter architecture in speech signal processingPadmapriya, S. / Lakshmi Prabha, V. et al. | 2015
- 529
-
P2IP: A novel low-latency Programmable Pipeline Image ProcessorPossa, Paulo / Harb, Naim / Dokládalová, Eva / Valderrama, Carlos et al. | 2015
- 541
-
Introduction to Special issue on Reconfigurable computing and FPGAsCumplido, René / Torre, Eduardo de la / Feregrino-Uribe, Claudia / Wirthlin, Michael et al. | 2015
- 543
-
SAccO: An implementation platform for scalable FPGA acceleratorsWeinhardt, Markus / Lang, Bernhard / Thiesing, Frank M. / Krieger, Alexander / Kinder, Thomas et al. | 2015
- 553
-
ASTRO: Synthesizing application-specific reconfigurable hardware traces to exploit memory-level parallelismLin, Mingjie / Chen, Shaoyi / DeMara, Ronald F. / Wawrzynek, John et al. | 2015
- 565
-
FPGA-GPU communicating through PCIeThoma, Yann / Dassatti, Alberto / Molla, Daniel / Petraglio, Enrico et al. | 2015
- 576
-
Processor arrays generation for matrix algorithms used in embedded platforms implemented on FPGAsPérez-Andrade, Roberto / Torres-Huitzil, César / Cumplido, René et al. | 2014
- 589
-
Hardware/software co-design of physical unclonable function based authentications on FPGAsAysu, Aydin / Schaumont, Patrick et al. | 2015
- IFC
-
Editorial Board / Aims and Scope| 2015
- iii
-
Editorial Board| 2015