An FPGA-Based Phase Measurement System (Englisch)
Freier Zugriff
- Neue Suche nach: Mitra, Jubin
- Weitere Informationen zu Mitra, Jubin:
- https://orcid.org/0000-0001-9645-8398
- Neue Suche nach: Nayak, Tapan K.
- Weitere Informationen zu Nayak, Tapan K.:
- https://orcid.org/0000-0001-8941-8961
- Neue Suche nach: Mitra, Jubin
- Weitere Informationen zu Mitra, Jubin:
- https://orcid.org/0000-0001-9645-8398
- Neue Suche nach: Nayak, Tapan K.
- Weitere Informationen zu Nayak, Tapan K.:
- https://orcid.org/0000-0001-8941-8961
In:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
;
26
, 1
;
133-142
;
2018
- Aufsatz (Zeitschrift) / Elektronische Ressource
-
Titel:An FPGA-Based Phase Measurement System
-
Beteiligte:Mitra, Jubin ( Autor:in ) / Nayak, Tapan K. ( Autor:in )
-
Erschienen in:IEEE Transactions on Very Large Scale Integration (VLSI) Systems ; 26, 1 ; 133-142
-
Verlag:
- Neue Suche nach: IEEE
-
Erscheinungsdatum:01.01.2018
-
Format / Umfang:2691122 byte
-
ISSN:
-
DOI:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Elektronische Ressource
-
Sprache:Englisch
-
Datenquelle:
Inhaltsverzeichnis – Band 26, Ausgabe 1
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 1
-
Dynamic Choke Sensing for Timing Error Resilience in NTC SystemsBal, Aatreyi / Saha, Shamik / Roy, Sanghamitra / Chakraborty, Koushik et al. | 2018
- 11
-
Reliability-Aware Runtime Adaption Through a Statically Generated Task ScheduleRozo, Laura / Landwehr, Aaron Myles / Zheng, Yan / Yang, Chengmo / Gao, Guang et al. | 2018
- 23
-
A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND–XOR StructuresAljafar, Muayad J. / Perkowski, Marek A. / Acken, John M. / Tan, Robin et al. | 2018
- 37
-
Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range OperationKim, Jongho / Choi, Kiyoung / Kim, Yonghwan / Kim, Wook / Do, Kyungtae / Choi, Jungyun et al. | 2018
- 50
-
Mitigating BTI-Induced Degradation in STT-MRAM Sensing SchemesLin, Ing-Chao / Law, Yun Kae / Xie, Yuan et al. | 2018
- 63
-
Sparse Regression Driven Mixture Importance Sampling for Memory DesignMalik, Maria / Joshi, Rajiv V. / Kanj, Rouwaida / Sun, Shupeng / Homayoun, Houman / Li, Tong et al. | 2018
- 73
-
A Combined Optimization-Theoretic and Side- Channel Approach for Attacking Strong Physical Unclonable FunctionsLiu, Yuntao / Xie, Yang / Bao, Chongxi / Srivastava, Ankur et al. | 2018
- 82
-
Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side InformationLevi, Itamar / Fish, Alexander / Keren, Osnat et al. | 2018
- 96
-
An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical ApplicationsKulkarni, Adwaya / Page, Adam / Attaran, Nasrin / Jafari, Ali / Malik, Maria / Homayoun, Houman / Mohsenin, Tinoosh et al. | 2018
- 110
-
PhLock: A Cache Energy Saving Technique Using Phase-Based Cache LockingAdegbija, Tosiron / Gordon-Ross, Ann et al. | 2018
- 122
-
An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration LoopPark, Yujin / Yun, Junghee / Park, Dongchul / Kim, Sangwoo / Kim, Suhwan et al. | 2018
- 133
-
An FPGA-Based Phase Measurement SystemMitra, Jubin / Nayak, Tapan K. et al. | 2018
- 143
-
Memory-Based Architecture for Multicharacter Aho–Corasick String MatchingWang, Xing / Pao, Derek et al. | 2018
- 155
-
Efficient Analog Circuits for Boolean SatisfiabilityYin, Xunzhao / Sedighi, Behnam / Varga, Melinda / Ercsey-Ravasz, Maria / Toroczkai, Zoltan / Hu, Xiaobo Sharon et al. | 2018
- 168
-
HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCsChittamuru, Sai Vineel Reddy / Thakkar, Ishan G. / Pasricha, Sudeep et al. | 2018
- 182
-
A Reconfigurable LDPC Decoder Optimized for 802.11n/ac ApplicationsTsatsaragkos, Ioannis / Paliouras, Vassilis et al. | 2018
- 196
-
Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router DesignHo, Weng-Geng / Chong, Kwen-Siong / Ne, Kyaw Zwa Lwin / Gwee, Bah-Hwee / Chang, Joseph S. et al. | 2018
- 201
-
An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTsLiu, Yang / Zhan, Chenchang / Wang, Lidan et al. | 2018
- 206
-
An Area-Efficient BIRA With 1-D Spare SegmentsKim, Donghyun / Lee, Hayoung / Kang, Sungho et al. | 2018
- 211
-
An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector MultiplicationsGao, Zhen / Jing, Qingqing / Li, Yumeng / Reviriego, Pedro / Maestro, Juan Antonio et al. | 2018
- 216
-
A 2- $\mu \text{s}$ Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor NetworksHwang, Yuh-Shyan / Chen, Jiann-Jong / Shih, Rong-Lian / Ku, Yi-Tsen et al. | 2018
- C1
-
Table of contents| 2018
- C2
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems| 2018