Mealy-to-moore transformation (Englisch)
- Neue Suche nach: Ozgul, Mustafa
- Neue Suche nach: Deeg, Florian
- Neue Suche nach: Sattler, Sebastian M.
- Neue Suche nach: Ozgul, Mustafa
- Neue Suche nach: Deeg, Florian
- Neue Suche nach: Sattler, Sebastian M.
In:
2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
;
22-27
;
2017
-
ISBN:
-
ISSN:
- Aufsatz (Konferenz) / Elektronische Ressource
-
Titel:Mealy-to-moore transformation
-
Beteiligte:
-
Erschienen in:
-
Verlag:
- Neue Suche nach: IEEE
-
Erscheinungsdatum:01.04.2017
-
Format / Umfang:146221 byte
-
ISBN:
-
ISSN:
-
DOI:
-
Medientyp:Aufsatz (Konferenz)
-
Format:Elektronische Ressource
-
Sprache:Englisch
-
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 1
-
Design and optimisation of NiTi pressure gaugeHunek, Martin / Pliva, Zdenek et al. | 2017
- 1
-
Relaxed equivalence checking: a new challenge in logic synthesisVasicek, Zdenek et al. | 2017
- 2
-
A 50 GHz SiGe BiCMOS active bandpass filterChaturvedi, Saurabh / Bozanic, Mladen / Sinha, Saurabh et al. | 2017
- 6
-
An efficient physical design of fully-testable BDD-based circuitsRauchenecker, Andreas / Wille, Robert et al. | 2017
- 12
-
Improving combinational circuit resilience against soft errors via selective resource allocationYaran, Tohid Taghizad Gogjeh / Tosun, Suleyman et al. | 2017
- 16
-
Mapping abstract and concrete hardware models for design understandingFlenker, Tino / Fey, Gorschwin et al. | 2017
- 22
-
Mealy-to-moore transformationOzgul, Mustafa / Deeg, Florian / Sattler, Sebastian M. et al. | 2017
- 28
-
Towards approximation during test of Integrated CircuitsWali, Imran / Traiola, Marcello / Virazel, Arnaud / Girard, Patrick / Barbareschi, Mario / Bosio, Alberto et al. | 2017
- 35
-
Design-for-FAST: Supporting X-tolerant compaction during Faster-than-at-Speed TestKampmann, Matthias / Hellebrand, Sybille et al. | 2017
- 42
-
Fault detection and self repair in Hsiao-code FEC circuitsDicorato, Davide / Pfeifer, Petr / Vierhaus, Heinrich T. et al. | 2017
- 48
-
From online fault detection to fault management in Network-on-Chips: A ground-up approachAzad, Siavoosh Payandeh / Niazmand, Behrad / Janson, Karl / George, Nevin / Oyeniran, Adeboye Stephen / Putkaradze, Tsotne / Kaur, Apneet / Raik, Jaan / Jervan, Gert / Ubar, Raimund et al. | 2017
- 54
-
Logic testing with test-per-clock pattern loading and improved diagnostic abilitiesNovak, Ondrej / Pliva, Zdenek et al. | 2017
- 61
-
An analysis of the operation and SET robustness of a CMOS pulse stretching circuitAndjelkovic, Marko / Krstic, Milos / Kraemer, Rolf et al. | 2017
- 67
-
Analog front-end for precise human body temperature measurementNarczyk, Pawel / Siwiec, Krzysztof / Pleskacz, Witold A. et al. | 2017
- 73
-
Body biasing for analog design: Practical experiences in 22 nm FD-SOIRao, Sunil Satish / Prautsch, Benjamin / Shrivastava, Ashish / Reich, Torsten et al. | 2017
- 79
-
A low power input amplifier for bio-signal acquisition in 28 nm FDSOI technologyWolodzko, Michal / Kuzmicz, Wieslaw et al. | 2017
- 84
-
Energy-aware application-specific topology generation for 3D Network-on-ChipsBarzinmehr, Arash / Tosun, Suleyman et al. | 2017
- 88
-
Firmware Update Manager: A remote firmware reprogramming tool for low-power devicesKachman, Ondrej / Balaz, Marcel et al. | 2017
- 92
-
Hierarchical temporal memory implementation on FPGA using LFSR based spatial pooler address space generatorKerner, Madis / Tammemae, Kalle et al. | 2017
- 97
-
Novel metrics for Analog Mixed-Signal coverageFurtig, Andreas / Glaser, Georg / Grimm, Christoph / Hedrich, Lars / Heinen, Stefan / Lee, Hyun-Sek Lukas / Nitsche, Gregor / Olbrich, Markus / Radojicic, Carna / Speicher, Fabian et al. | 2017
- 103
-
Cycle-accurate software modeling for RTL verification of embedded systemsSchwarz, Michael / Villarraga, Carlos / Stoffel, Dominik / Kunz, Wolfgang et al. | 2017
- 109
-
Structure-preserving modeling of safety-critical combinational circuitsRasim, Feim Ridvan / Kocar, Canan / Sattler, Sebastian M. et al. | 2017
- 116
-
Measuring metastability using a time-to-digital converterPolzer, Thomas / Huemer, Florian / Steininger, Andreas et al. | 2017
- 122
-
Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pinsSchrape, Oliver / Herrmann, Manuel / Winkler, Frank / Krstic, Milos et al. | 2017
- 127
-
Ultra-low-voltage driver for large load capacitance in 130nm CMOS technologySovcik, Michal / Kovac, Martin / Arbet, Daniel / Stopjakova, Viera et al. | 2017
- 134
-
Are XORs in logic synthesis really necessary?Halecek, Ivo / Fiser, Petr / Schmidt, Jan et al. | 2017
- 140
-
PMS2UPF: An automated transition from ESL to RTL power-intent specificationSiro, Miroslav / Macko, Dominik / Jelemenska, Katarina et al. | 2017
- 145
-
Formal Design Space Exploration for memristor-based crossbar architectureTraiola, Marcello / Barbareschi, Mario / Bosio, Alberto et al. | 2017
- 152
-
A scalable technique to identify true critical paths in sequential circuitsUbar, Raimund / Kostin, Sergei / Jenihhin, Maksim / Raik, Jaan et al. | 2017
- 158
-
On the robustness of memristor based logic gatesXie, Lei / Nguyen, Hoang Anh Du / Yu, Jintao / Taouil, Mottaqiallah / Hamdioui, Said et al. | 2017
- 165
-
A fast and flexible HW/SW co-processing framework for Time-of-Flight 3D imagingDruml, Norbert / Ehrenhoefer, Christoph / Bell, Walter / Gailer, Christian / Plank, Hannes / Herndl, Thomas / Holweg, Gerald et al. | 2017
- 171
-
A novel architecture for LZSS compression of configuration bitstreams within FPGAIsa, Radek / Matousek, Jiri et al. | 2017
- 178
-
HLS design of a hardware accelerator for Homomorphic EncryptionMkhinini, A. / Maistri, P. / Leveugle, R. / Tourki, R. et al. | 2017
- 184
-
Optimization of Pearson correlation coefficient calculation for DPA and comparison of different approachesSocha, Petr / Miskovsky, Vojtech / Kubatova, Hana / Novotny, Martin et al. | 2017
- 190
-
Design for three-dimensional sound processor using high-level synthesisOhira, Saya / Matsumura, Tesuya et al. | 2017
- 195
-
Implementation of an asynchronous bundled-data router for a GALS NoC in the context of a VSoCRussell, Patrick / Doge, Jens / Hoppe, Christoph / Preusser, Thomas B. / Reichel, Peter / Schneider, Peter et al. | 2017
- 201
-
On hardware-based fault-handling in dynamically scheduled processorsMuhlbauer, Felix / Schroder, Lukas / Scholzel, Mario et al. | 2017
- 207
-
Rocket Queue: New data sorting architecture for real-time systemsKohutka, Lukas / Stopjakova, Viera et al. | 2017
- c1
-
Proceedings| 2017