$O(mn)$ Time Algorithm for Optimal Buffer Insertion of Nets With $m$ Sinks (Englisch)
- Neue Suche nach: Zhuo Li,
- Neue Suche nach: Ying Zhou,
- Neue Suche nach: Weiping Shi,
- Neue Suche nach: Zhuo Li,
- Neue Suche nach: Ying Zhou,
- Neue Suche nach: Weiping Shi,
In:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
;
31
, 3
;
437-441
;
2012
- Aufsatz (Zeitschrift) / Elektronische Ressource
-
Titel:$O(mn)$ Time Algorithm for Optimal Buffer Insertion of Nets With $m$ Sinks
-
Beteiligte:
-
Erschienen in:
-
Verlag:
- Neue Suche nach: IEEE
-
Erscheinungsdatum:01.03.2012
-
Format / Umfang:216733 byte
-
ISSN:
-
DOI:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Elektronische Ressource
-
Sprache:Englisch
-
Datenquelle:
Inhaltsverzeichnis – Band 31, Ausgabe 3
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 329
-
Low-Energy Standby-Sparing for Hard Real-Time SystemsEjlali, A. / Al-Hashimi, B. M. / Eles, P. et al. | 2012
- 329
-
Embedded Systems - Low-Energy Standby-Sparing for Hard Real-Time SystemsEjlali, A et al. | 2012
- 343
-
Analytical Optimization of Bit-Widths in Fixed-Point LTI SystemsSarbishei, O. / Radecka, K. / Zilic, Z. et al. | 2012
- 343
-
High-level Synthesis - Analytical Optimization of Bit-Widths in Fixed-Point LTI SystemsSarbishei, O et al. | 2012
- 356
-
Efficient Full-Chip Statistical Leakage Analysis Based on Fast Matrix Vector ProductMingzhi Gao, / Zuochang Ye, / Yan Wang, / Zhiping Yu, et al. | 2012
- 356
-
Modeling and Simulation - Efficient Full-Chip Statistical Leakage Analysis Based on Fast Matrix Vector ProductGao, M et al. | 2012
- 370
-
Design and Implementation of Block-Based Partitioning for Parallel Flip-Chip Power-Grid AnalysisChun-Jen Wei, / Chen, Howard / Sao-Jie Chen, et al. | 2012
- 380
-
A Quadratic Eigenvalue Solver of Linear Complexity for 3-D Electromagnetics-Based Analysis of Large-Scale Integrated CircuitsJongwon Lee, / Duo Chen, / Balakrishnan, V. / Cheng-Kok Koh, / Dan Jiao, et al. | 2012
- 391
-
Synthesis of Active-Mode Power-Gating CircuitsJun Seomun, / Shin, Insup / Youngsoo Shin, et al. | 2012
- 391
-
Physical Design - Synthesis of Active-Mode Power-Gating CircuitsSeomun, J et al. | 2012
- 404
-
Recovery-Driven Design: Exploiting Error Resilience in Design of Energy-Efficient ProcessorsKahng, A. B. / Seokhyeong Kang, / Kumar, R. / Sartori, J. et al. | 2012
- 404
-
System-Level Design - Recovery-Driven Design: Exploiting Error Resilience in Design of Energy-Efficient ProcessorsKahng, A B et al. | 2012
- 418
-
Intelligent Hotspot Prediction for Network-on-Chip-Based Multicore SystemsKakoulli, E. / Soteriou, V. / Theocharides, T. et al. | 2012
- 432
-
Stochastic Analysis of Switched-Capacitor Circuits for Sampled Data ConvertersMaffezzoni, Paolo et al. | 2012
- 432
-
SHORT PAPERS - Stochastic Analysis of Switched-Capacitor Circuits for Sampled Data ConvertersMaffezzoni, P et al. | 2012
- 437
-
$O(mn)$ Time Algorithm for Optimal Buffer Insertion of Nets With $m$ SinksZhuo Li, / Ying Zhou, / Weiping Shi, et al. | 2012
- 442
-
Efficient Trace Signal Selection for Silicon Debug by Error Transmission AnalysisJoon-Sung Yang, / Touba, N. A. et al. | 2012
- 447
-
Early Analysis of Critical Faults: An Approach to Test Generation From Formal SpecificationsDas, S. / Banerjee, A. / Dasgupta, P. et al. | 2012
- 452
-
Corrigendum to “A Realistic Early-Stage Power Grid Verification Algorithm Based on Hierarchical Constraints” [Jan 12 109-120]Wang, Yuanzhe / Hu, Xiang / Cheng, Chung-Kuan / Pang, Grantham K. H. / Wong, Ngai et al. | 2012
- 452
-
CORRESPONDENCE - Corrigendum to "A Realistic Early-Stage Power Grid Verification Algorithm Based on Hierarchical Constraints"| 2012
- C1
-
Table of contents| 2012
- C2
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems society information| 2012
- C3
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems publication information| 2012
- C4
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors| 2012