Rerouting: Scalable NoC self-optimization by distributed hardware-based connection reallocation (Englisch)
- Neue Suche nach: Heisswolf, Jan
- Neue Suche nach: Singh, Maximilian
- Neue Suche nach: Kupper, Martin
- Neue Suche nach: Konig, Ralf
- Neue Suche nach: Becker, Jurgen
- Neue Suche nach: Heisswolf, Jan
- Neue Suche nach: Singh, Maximilian
- Neue Suche nach: Kupper, Martin
- Neue Suche nach: Konig, Ralf
- Neue Suche nach: Becker, Jurgen
- Aufsatz (Konferenz) / Elektronische Ressource
-
Titel:Rerouting: Scalable NoC self-optimization by distributed hardware-based connection reallocation
-
Beteiligte:Heisswolf, Jan ( Autor:in ) / Singh, Maximilian ( Autor:in ) / Kupper, Martin ( Autor:in ) / Konig, Ralf ( Autor:in ) / Becker, Jurgen ( Autor:in )
-
Erschienen in:
-
Verlag:
- Neue Suche nach: IEEE
-
Erscheinungsdatum:01.12.2013
-
Format / Umfang:500300 byte
-
ISBN:
-
DOI:
-
Medientyp:Aufsatz (Konferenz)
-
Format:Elektronische Ressource
-
Sprache:Englisch
-
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 1
-
Program Committee| 2013
- 1
-
Automated design flow for no-cost configuration error detection in sram-based FPGAsBen Jrad, M. / Leveugle, R. et al. | 2013
- 1
-
Energy-efficient large-scale matrix multiplication on FPGAsMatam, Kiran Kumar / Prasanna, Viktor K. et al. | 2013
- 1
-
A flexible implementation of the PSO algorithm for fine- and coarse-grained reconfigurable embedded systemsRueckauer, Michael / Munoz, Daniel M. / Stripf, Timo / Oey, Oliver / Llanos, Carlos H. / Becker, Juergen et al. | 2013
- 1
-
Improved method for parallel AES-GCM cores using FPGAsAbdellatif, Karim M. / Chotin-Avot, R. / Mehrez, H. et al. | 2013
- 1
-
Mixed-grained reconfigurable architecture supporting flexible reliability and C-based designKonoura, Hiroaki / Alnajjar, Dawood / Mitsuyama, Yukio / Ochi, Hiroyuki / Imagawa, Takashi / Noda, Shinichi / Wakabayashi, Kazutoshi / Hashimoto, Masanori / Onoye, Takao et al. | 2013
- 1
-
New universal element with integrated PUF and TRNG capabilityVarchola, Michal / Drutarovsky, Milos / Fischer, Viktor et al. | 2013
- 1
-
Programming FPGA based NoCs with JavaPlumbridge, Gary / Audsley, Neil C. et al. | 2013
- 1
-
Very low resource table-based FPGA evaluation of elementary functionsNeto, Horacio C. / Vestias, Mario P. et al. | 2013
- 1
-
Efficient multilevel interconnect topology for cluster-based mesh FPGA architectureAmouri, Emna / Blanchardon, Adrien / Chotin-Avot, Roselyne / Mehrez, Habib / Marrakchi, Zied et al. | 2013
- 1
-
Leakage power reduction in FPGA DSP circuits through algorithmic noise toleranceMora-Sanchez, Edgar / Anderson, Jason H. et al. | 2013
- 1
-
NoC-based hardware function libraries for running multiple DSP algorithmsGea-Garcia, B. I. / Vazquez-Avila, J. L. / Sandoval-Arechiga, R. / Pizano-Escalante, J. L. / Parra-Michel, R. et al. | 2013
- 1
-
Message from chairs| 2013
- 1
-
Technical demonstrations session| 2013
- 1
-
A VLSI architecture for the QR decomposition based on the MCGR algorithmCervantes-Lozano, Pedro / Gonzalez-Perez, Luis F. / Garcia-Garcia, Andres D. et al. | 2013
- 1
-
Extracting memory-level parallelism through reconfigurable hardware tracesLin, Mingjie / Cheng, Shaoyi / Wawrzynek, John et al. | 2013
- 1
-
Exploring the problems of placement and mapping in NoC-based reconfizurable systemsFilho, Jonas Gomes / Chau, Wang Jiang et al. | 2013
- 1
-
Online heavy hitter detector on FPGATong, Da / Prasanna, Viktor et al. | 2013
- 1
-
Range tree-linked list hierarchical search structure for packet classification on FPGAsErdem, Oguzhan / Carus, Aydin et al. | 2013
- 1
-
A framework for PC applications with portable and scalable FPGA acceleratorsWeinhardt, Markus / Krieger, Alexander / Kinder, Thomas et al. | 2013
- 1
-
A hierarchical parallel evolvable hardware based on network on chipWang, Jun Rong / Wang, Dan / Lai, Jin Mei et al. | 2013
- 1
-
A scalable evolvable hardware processing arrayGallego, Angel / Mora, Javier / Otero, Andres / de la Torre, Eduardo / Riesgo, Teresa et al. | 2013
- 1
-
Dynamic reliability management: Reconfiguring reliability-levels of hardware designs at runtimeAnwer, Jahanzeb / Meisner, Sebastian / Platzner, Marco et al. | 2013
- 1
-
Exploration environment for 3D heterogeneous tree-based FPGA architectures (3D HT-FPGA)Pangracious, Vinod / Mehrez, Habib / Beltaief, Nizar / Marrakchi, Zied / Farooq, Umer et al. | 2013
- 1
-
Fast fixed-point divider based on Newton-Raphson method and piecewise polynomial approximationRodriguez-Garcia, A. / Pizano-Escalante, L. / Parra-Michel, R. / Longoria-Gandara, O. / Cortez, J. et al. | 2013
- 1
-
Numerically efficient and biophysically accurate neuroprocessing platformMoctezuma, Juan Carlos / McGeehan, Joseph P. / Nunez-Yanez, Jose Luis et al. | 2013
- 1
-
PolyNOC — A polymorphic thread simulator for NoC communication based embedded systemsPonpandi, Swamy D. / Zhang, Zhang / Tyagi, Akhilesh et al. | 2013
- 1
-
Video super resolution algorithm implemented on a low-cost NoC-based MPSoC platformSingla, Garbi / Tobajas, Felix / de Armas, Valentin et al. | 2013
- 1
-
An effective window based legalization algorithm for FPGA placementWang, Yu / Shin, Hyunchul et al. | 2013
- 1
-
Design of asynchronous systems on FPGA using direct mapping and synchronous specificationOliveira, Duarte L. / Bompean, Diego / Faria, Lester A. / Oliveira, Joao Luis V. et al. | 2013
- 1
-
Parallel and configurable turbo decoder implementation for 3GPP-LTEGonzalez-Perez, Luis F. / Yllescas-Calderon, Lennin C. / Parra-Michel, R. et al. | 2013
- 1
-
A platform for secure IP integration in Xilinx Virtex FPGAsEbrahim, Ali / Benkrid, Khaled / Khalifat, Jalal / Hong, Chuan et al. | 2013
- 1
-
The Hamiltonian-based odd-even turn model for adaptive routing in interconnection networksBahrebar, Poona / Stroobandt, Dirk et al. | 2013
- 1
-
Papers by sessions| 2013
- 1
-
A reconfigurable architecture for searching optimal software code to implement block cipher permutation matricesKavun, Elif Bilge / Leander, Gregor / Yalcind, Tolga et al. | 2013
- 1
-
Enhancing productivity with back-end similarity matching of digital circuits for IP reuseZeng, Kevin / Athanas, Peter et al. | 2013
- 1
-
Loopy — An open-source TCP/IP rapid prototyping and validation frameworkde Schryver, Christian / Schlafer, Philipp / Wehn, Norbert / Fischer, Thomas / Poetzsch-Heffter, Arnd et al. | 2013
- 1
-
Max-hashing fragments for large data sets detectionDavid, Jean Pierre et al. | 2013
- 1
-
ReCompAc: Reconfigurable compute acceleratorDuric, Milovan / Palomar, Oscar / Smith, Aaron et al. | 2013
- 1
-
SoC self-integration mechanism for dynamic reconfigurable systems based on collaborative macro-function unitsDumitriu, Victor / Kirischian, Lev et al. | 2013
- 1
-
Towards the generic reconfigurable accelerator: Algorithm development, core design, and performance analysisNavas, Byron / Oberg, Johnny / Sander, Ingo et al. | 2013
- 1
-
Energy-efficient architecture for stride permutation on streaming dataChen, Ren / Prasanna, Viktor K. et al. | 2013
- 1
-
PASC: Physically authenticated stable-clocked soc platform on low-cost FPGAsAysu, Aydin / Schaumont, Patrick et al. | 2013
- 1
-
Power efficiency benchmarking of a partially reconfigurable, many-tile system implemented on a Xilinx Virtex-6 FPGAWeber, Raymond J. / Hogan, Justin A. / LaMeres, Brock J. et al. | 2013
- 1
-
[Copyright notice]| 2013
- 1
-
Design and implementation of a modular, low latency, fault-aware, FPGA-based network interfaceAmmendola, Roberto / Biagionil, Andrea / Frezza, Ottorino / Cicero, Francesca Lo / Lonardo, Alessandro / Paolucci, Pier Stanislao / Rossetti, Davide / Simula, Francesco / Tosoratto, Laura / Vicini, Piero et al. | 2013
- 1
-
A fault attack on a hardware-based implementation of the secure hash algorithm SHA-512Shoufan, Abdulhadi et al. | 2013
- 1
-
Lightweight and compact solutions for secure reconfiguration of FPGAsAbdellatif, Karim M. / Chotin-Avot, R. / Mehrez, H. et al. | 2013
- 1
-
Optimal mapping of multiple packet lookup schemes onto FPGAHaria, Swapnil / Prasanna, Viktor et al. | 2013
- 1
-
Performance modeling and optimization of 3-D stencil computation on a stream-based FPGA acceleratorDohi, Keisuke / Fukumoto, Kota / Shibata, Yuichiro / Oguri, Kiyoshi et al. | 2013
- 1
-
Processor arrays generation for matrix algorithms used in embedded platformsPerez-Andrade, Roberto / Torres-Huitzil, Cesar / Cumplido, Rene / Campos, Juan M. et al. | 2013
- 1
-
Real-timerange image preprocessing on FPGAsSchmid, Moritz / Blocherer, Markus / Hannig, Frank / Teich, Jurgen et al. | 2013
- 1
-
A single-chip solution for the secure remote configuration of FPGAs using bitstream compressionVliegen, Jo / Mentcns, Nele / Verbauwhede, Ingrid et al. | 2013
- 1
-
Timing error handling on CGRAsSchweizer, Thomas / Rosenstiel, Wolfgang / Ferreira, Luigi Vaz / Ritt, Marcus et al. | 2013
- 1
-
Keynote 2 — Past, current, and future of faster, cheaper, betterGallagher, Tim et al. | 2013
- 1
-
An efficient application-specific instruction-set processor for packet classificationAhmed, Omar / Areibi, Shawki et al. | 2013
- 1
-
BSW: FPGA-accelerated BLAST-Wrapped Smith-Waterman alignerLam, Bryant C. / Pascoe, Carlo / Schaecher, Scott / Lam, Herman / George, Alan D. et al. | 2013
- 1
-
Distributed execution of transmural electrophysiological imaging with CPU, GPU, and FPGASkalicky, Sam / Lopez, Sonia / Lukowiak, Marcin et al. | 2013
- 1
-
Dynamic and partial reconfiguration of Zynq 7000 under LinuxKadi, Muhammed Al / Rudolph, Patrick / Gohringer, Diana / Hubner, Michael et al. | 2013
- 1
-
Dynamic simulation of direct torque control of induction motors with FPGA based acceleratorsKia, Hamed S. / Zare, Mohammad A. / Kavasseri, Rejesh G. / Ababei, Cristinel et al. | 2013
- 1
-
High level synthesis: Where are we? A case study on matrix multiplicationSkalicky, Sam / Wood, Christopher / Lukowiak, Marcin / Ryan, Matthew et al. | 2013
- 1
-
Improving FPGA placement with a self-organizing mapBostelmann, Timm / Sawitzki, Sergei et al. | 2013
- 1
-
RALP: Reconvergence-aware layer partitioning for 3D FPGAsLiu, Qingyu / Ma, Yuchun / Wang, Yu / Luk, Wayne / Bian, Jinian et al. | 2013
- 1
-
Organizing Committee| 2013
- 1
-
Keynote 3 — Extreme scale challenges: Can reconfigurable computing come to the rescue?Gokhale, Maya et al. | 2013
- 1
-
A robust and low resource FPGA-based stereoscopic vision algorithmIbarra-Delgado, S. / Calvino, M. Hernandez / Mata, N. Guil / Gomez-Luna, J. et al. | 2013
- 1
-
Alternative implementations of a fractional order control algorithm on FPGAsMuresan, Cristina I. / Mois, George / Folea, Silviu / Ionescu, Clara et al. | 2013
- 1
-
Countermeasures against EM analysis for a secured FPGA-based AES implementationMaistri, P. / Tiran, S. / Maurine, P. / Koren, I. / Leveugle, R. et al. | 2013
- 1
-
Design of low area-overhead ring oscillator PUF with large challenge spaceSahoo, Durga Prasad / Mukhopadhyay, Debdeep / Chakraborty, Rajat Subhra et al. | 2013
- 1
-
Energy-efficient Median filter on FPGASanny, Andrea / Prasanna, Viktor K. et al. | 2013
- 1
-
FPGA-based reconfigurable unit for image filtering in frequency domainLedesma-Carrillo, Luis M. / Lopez-Ramirez, Misael / Martinez-Herrera, Ana L. et al. | 2013
- 1
-
Improving memory performance in reconfigurable computing architecture through hardware-assisted dynamic graphYu, Bai / Alawad, Mohammed / Riera, Michael / Lin, Mingjie et al. | 2013
- 1
-
Rerouting: Scalable NoC self-optimization by distributed hardware-based connection reallocationHeisswolf, Jan / Singh, Maximilian / Kupper, Martin / Konig, Ralf / Becker, Jurgen et al. | 2013
- 1
-
A delay-based PUF design using multiplexer chainsHuang, Miaoqing / Li, Shiming et al. | 2013
- 1
-
A restricted dynamically reconfigurable architecture for low power processorsHirao, Takeshi / Kim, Dahoo / Hida, Itaru / Asai, Tetsuya / Motomura, Masato et al. | 2013
- 1
-
FPGA prototyping of large reconfigurable ADPLL network for distributed clock generationShan, Chuan / Zianbetov, Eldar / Yu, Weiqiang / Anceau, Francois / Billoint, Olivier / Galayko, Dimitri et al. | 2013
- 1
-
FPGA2: An open source framework for FPGA-GPU PCIe communicationThoma, Yann / Dassatti, Alberto / Molla, Daniel et al. | 2013
- 1
-
Optimization techniques for a high level synthesis implementation of the Sobel filterMonson, Josh / Wirthlin, Mike / Hutchings, Brad L et al. | 2013
- 1
-
Additional reviewers| 2013
- 1
-
Keynote 1 — Moore's law, programmable logic and reconfigurable systemsTrimberger, Steve et al. | 2013
- 1
-
A hardware pipelined architecture of a scalable Montgomery modular multiplier over GF(2m)Reymond, Guillaume / Murillo, Victor et al. | 2013
- 1
-
A high performance architecture for computing burrows-wheeler transform on FPGAsCheema, Umer I. / Khokhar, Ashfaq A. et al. | 2013
- 1
-
Accuracy, cost, and performance tradeoffs for floating-point accumulationNagar, Krishna K. / Bakos, Jason D. et al. | 2013
- 1
-
Exploiting architecture description language for diverse IP synthesis in heterogeneous MPSoCRakossy, Zoltan Endre / Aponte, Axel Acosta / Chattopadhyay, Anupam et al. | 2013
- 1
-
Improving calibration precision of signal-delay-based time measurement systems in FPGAsHinkfoth, Matthias / Joost, Ralf / Salomon, Ralf et al. | 2013
- 1
-
A low complexity H.264/AVC 4×4 intra prediction architecture with macroblock/block reorderingOrlandic, Milica / Svarstad, Kjetil et al. | 2013
- 1
-
MCMA: A modular processing elements array based low-power coarse-grained reconfigurable acceleratorChaintreuil, Remi / Uno, Rie / Amano, Hideharu et al. | 2013
- 1
-
ModHDL: A modular and expandable language for developing synchronous hardwareMay, Fabian / Mayer-Lindenberg, Friedrich et al. | 2013
- 1
-
Performance modeling of reconfigurable distributed systems based on the opensparc FPGA board and the SIRC communication frameworkThomas, Kevin L. / Thompson, Michael S. et al. | 2013
- 1
-
Tree-less Huffman coding algorithm for embedded systemsHernandez, Marco Antonio Soto / Alvarado-Nava, Oscar / Rodriguez-Martinez, Eduardo / Zaragoza Martinez, Francisco J. et al. | 2013
- c1
-
[Front cover]| 2013