Z2-FET SPICE model: DC and memory operation (Englisch)
- Neue Suche nach: Martinie, S.
- Neue Suche nach: Lacord, J.
- Neue Suche nach: Rozeau, O.
- Neue Suche nach: Parihar, M.-S.
- Neue Suche nach: Lee, Kyunghwa
- Neue Suche nach: Bawedin, Maryline
- Neue Suche nach: Cristoloveanu, Sorin
- Neue Suche nach: Taur, Yuan
- Neue Suche nach: Barbe, J-C.
- Neue Suche nach: Martinie, S.
- Neue Suche nach: Lacord, J.
- Neue Suche nach: Rozeau, O.
- Neue Suche nach: Parihar, M.-S.
- Neue Suche nach: Lee, Kyunghwa
- Neue Suche nach: Bawedin, Maryline
- Neue Suche nach: Cristoloveanu, Sorin
- Neue Suche nach: Taur, Yuan
- Neue Suche nach: Barbe, J-C.
- Aufsatz (Konferenz) / Elektronische Ressource
-
Titel:Z2-FET SPICE model: DC and memory operation
-
Beteiligte:Martinie, S. ( Autor:in ) / Lacord, J. ( Autor:in ) / Rozeau, O. ( Autor:in ) / Parihar, M.-S. ( Autor:in ) / Lee, Kyunghwa ( Autor:in ) / Bawedin, Maryline ( Autor:in ) / Cristoloveanu, Sorin ( Autor:in ) / Taur, Yuan ( Autor:in ) / Barbe, J-C. ( Autor:in )
-
Erschienen in:
-
Verlag:
- Neue Suche nach: IEEE
-
Erscheinungsdatum:01.10.2017
-
Format / Umfang:1213939 byte
-
ISBN:
-
DOI:
-
Medientyp:Aufsatz (Konferenz)
-
Format:Elektronische Ressource
-
Sprache:Englisch
-
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 1
-
Novel CV/GV technique for top and bottom BOX interfaces traps density extraction on FDSOI wafersVandendaele, W. / Malaquin, C. / Ghorbel, A. / Casse, M. / Allibert, F. / Reimbold, G. et al. | 2017
- 1
-
3D technologies for analog/RF applicationsVandooren, A. / Parvais, B. / Witters, L. / Walke, A. / Vais, A. / Merckling, C. / Lin, D. / Waldron, N. / Wambacq, P. / Mocuta, D. et al. | 2017
- 1
-
Piezoelectronic transistor for low-voltage high-speed integrated electronicsSugahara, S. / Shuto, Y. / Yamamoto, S. / Funakubo, H. / Kurosawa, M. K. et al. | 2017
- 1
-
New thermal management approach for transistor-level 3-D integtrationIqbal, Md Arif / Rahman, Mostafizur et al. | 2017
- 1
-
A partitioning-free methodology for optimized gate-level monolithic 3D designsBilloint, O. / Brocard, M. / Thuries, S. / Berhault, G. / Sarhan, H. et al. | 2017
- 1
-
3D nanomagnetic logic: How far beyond CMOS?Becherer, Markus / Csaba, Gyorgy / Ziemys, Grazvydas et al. | 2017
- 1
-
Advanced characterization technique for the extraction of intrinsic effective mobility in ultra-thin-body strained SOI MOSFETsSeo, Myungsoo / Bae, Hagyoul / Jeon, Chang-Hoon / Lee, Byung-Hyun / Choi, Yang-Kyu et al. | 2017
- 1
-
New method for individual electrical characterization of stacked SOI nanowire MOSFETsPaz, Bruna Cardoso / Casse, Mikael / Barraud, Sylvain / Reimbold, Gilles / Vinet, Maud / Faynot, Olivier / Pavanello, Marcelo Antonio et al. | 2017
- 1
-
Heterogeneous integration toward monolithic 3D chipKim, SangHyeon / Kim, Seong-Kwang / Shim, Jae-Phil / Geum, Dae-myeong / Ju, Gunwu / Kim, Han Sung / Lim, Hee Jung / Lim, Hyeong Rak / Han, Jae-Hoon / Kang, ChangMo et al. | 2017
- 1
-
A novel in-situ resistance measurement to extract IMC resistivity and kinetic parameter for CoSn 3D stacksHou, Lin / Derakhshandeh, Jaber / De Coster, Jeroen / Wang, Teng / Cherman, Vladimir / Bex, Pieter / Rebibis, Kenneth June / Van De Plas, Geert / Beyer, Gerald / Beyne, Eric et al. | 2017
- 1
-
Energy-delay tradeoffs of low-voltage dual mode logic in 28nm FD-SOITaco, Ramiro / Levi, Itamar / Lanuzza, Marco / Fish, Alexander et al. | 2017
- 1
-
14nm FinFET technology SRAM cell margin evaluation and analysis by local layout effectMun, S. Y. / Burnett, D. / Lim, K. Y. / Parihar, S. / Shi, Y. J. / Lo, H. C. / Hong, W. / Lee, K. J. / Hu, O. / Versaggi, J. et al. | 2017
- 1
-
Ultra low power inductorless low noise amplifier: Comparison of FDSOI technologiesZaini, Jennifer / Hameau, Frederic / Taris, Thierry / Morche, Dominique / Audebert, Patrick et al. | 2017
- 1
-
STT-MRAM for embedded memory applications from eNVM to last level cacheThomas, Luc / Jan, Guenole / Le, Son / Serrano-Guisan, Santiago / Lee, Yuan-Jen / Liu, Huanlong / Zhu, Jian / Iwata-Harms, Jodi / Tong, Ru-Ying / Patel, Sahil et al. | 2017
- 1
-
Design margin elimination through robust timing error detection at ultra-low voltageReyserhove, Hans / Dehaene, Wim et al. | 2017
- 1
-
GOI fabrication for monolithic 3D integrationAbedin, A. / Zurauskaite, L. / Asadollahi, A. / Garidis, K. / Jayakumar, G. / Malm, B.G. / Hellstrom, P.-E. / Ostling, M. et al. | 2017
- 1
-
First demonstration of symmetric lateral NPN transistors on SOI featuring epitaxially-grown emitter/collector regionsHashemi, Pouya / Yau, Jeng-Bang / Chan, Kevin K. / Ning, Tak H. / Shahidi, Ghavam G. et al. | 2017
- 1
-
Class AB base-band amplifier design with body biasing in 28nm UTBB FD-SOI CMOSVidenovic-Misic, Mirjana / Cathelin, Philippe / Cathelin, Andreia / Nikolic, Borivoje et al. | 2017
- 1
-
Opportunity of CMOS FD-SOI for RF power amplifierMartineau, B. / Mercier, E. / Vincent, P. et al. | 2017
- 1
-
Three-dimensional wafer scale integration for ultra-large-scale cognitive systemsWan, Zhe / Iyer, Subramanian S. et al. | 2017
- 1
-
Ultra low energy cryptographic engine designs and SOTB chip fabrication services in JapanIkeda, Makoto et al. | 2017
- 1
-
Power and performance comparision of body bias in 28HPC and back bias in 22FDXZhao, Kai / Wang, Jian / Li, Jianzhong / Yang, Bo / Wang, Haihua / Shen, Mingjie / Yu, Fang / Xu, Liewei et al. | 2017
- 1
-
Physical and circuit modeling of HfO2 based ferroelectric memories and devicesPesic, M. / Di Lecce, V. / Hoffmann, M. / Mulaosmanovic, H. / Max, B. / Schroeder, U. / Slesazeck, S. / Larcher, L. / Mikolajick, T. et al. | 2017
- 1
-
A SPDT RF switch small- and large-signal characteristics on TR-HR SOI substratesEsfeh, B. Kazemi / Makovejev, S. / Allibert, F. / Raskin, J.-P. et al. | 2017
- 1
-
System-level benchmark of synaptic device characteristics for neuro-inspired computingChen, Pai-Yu / Peng, Xiaochen / Yu, Shimeng et al. | 2017
- 1
-
Self-heating assessment and cold current extraction in FDSOI MOSFETsTriantopoulos, K. / Casse, M. / Brunet, L. / Batude, P. / Fenouillet-Beranger, C. / Reimbold, G. / Ghibaudo, G. et al. | 2017
- 1
-
Theoretical models for low-frequency noise behaviors of buried-channel MOSFETsOmura, Yasuhisa / Sato, Shingo et al. | 2017
- 1
-
Hump-effect impact on subthreshold VLSI circuitCoustans, Mathieu / Gauthey, Darryl / Rota, Sergio / Acovic, Alexandre / Habas, Predrag / Meyer, Rene et al. | 2017
- 1
-
STI techniques for isolation of RF-SOI devicesAdusumilli, Siva P / Shank, Steven M / Ellis-Monaghan, John / Teng, Chu-hsiang / Levy, Mark D / Stamper, Anthony K et al. | 2017
- 1
-
New method for observing self-heating effect using transistor efficiency signatureMori, C. A. B. / Agopian, P. G. D. / Martino, J. A. et al. | 2017
- 1
-
Review of progress in understanding the electron transport properties of amorphous chalcogenide phase change semiconductors (Invited paper)Liu, Jie et al. | 2017
- 1
-
Experimental comparative analysis between junctionless and inversion mode nanowire transistors down to 10 nm-long channel lengthsDoria, R. T. / Trevisoli, R. / de Souza, M. / Pavanello, M.A. / Vinet, M. / Casse, M. / Faynot, O. et al. | 2017
- 1
-
A 11.5pW/bit 400mV 5T gain-cell eDRAM for ULP applications in 28nm FD-SOIGiterman, Robert / Teman, Adam / Fish, Alexander et al. | 2017
- 1
-
Machine intelligence through 3D waferscale integrationKumar, Arvind / Wilcke, Winfried et al. | 2017
- 1
-
Die-level processing for 3-D monolithic integration of piezoelectric MEMS on CMOSColon-Berrios, Aida R. / Edrees, Hassan / De Godoy, Daniel / Kinget, Peter / Kymissis, Ioannis et al. | 2017
- 1
-
Physical implementation of low power SoC chip based on SEC 28nm FDSZhu, Jiong / Jin, Shirley / Chen, Jun et al. | 2017
- 1
-
Vertically-composed fine-grained 3D CMOSLi, Mingyu / Shi, Jiajun / Rahman, Mostafizur / Khasanvis, Santosh / Bhat, Sachin / Moritz, Csaba Andras et al. | 2017
- 1
-
Lateral spacers influence on the effective channel length of junctionless nanowire transistorsTrevisoli, Renan / Doria, Rodrigo T. / de Souza, Michelly / Pavanello, Marcelo A. et al. | 2017
- 1
-
Improving solder wetting of micro bumps on metal pads using metallic or organic pad coatingsDe Preter, Inge / Hou, Lin / Derakhshandeh, Jaber / Bex, Pieter / Fodor, Ferenc / Cherman, Vladimir / Rebibis, Kenneth June / Miller, Andy et al. | 2017
- 1
-
A study of interferences inside an RF switch array in 45nm SOI CMOSWang, Chenkun / Lu, Fei / Chen, Qi / Zhang, Feilong / Li, Cheng / Wang, Dawn / Wang, Albert et al. | 2017
- 1
-
Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technologyQiao, Ning / Indiveri, Giacomo et al. | 2017
- 1
-
Balancing pull-in and adhesion stability margins in non-volatile NEM switchesUsai, G. / Hutin, L. / Sikder, U. / Munoz-Gamarra, J. L. / Ernst, T. / Liu, T. J. King / Vinet, M. et al. | 2017
- 1
-
An ultra-low-power FPGA for IoT applicationsQi, He / Ayorinde, Oluseyi / Calhoun, Benton H. et al. | 2017
- 1
-
Ultra-low-power dual-phase latch based digital accelerator for continuous monitoring of wheezing episodesGonzalez-Guerrero, Patricia / Stan, Mircea et al. | 2017
- 1
-
New steep-slope device of comprehensive properties enhancement with hybrid operation mechanism for ultra-low-power applicationsHuang, Ru / Huang, Qianqian / Zhao, Yang / Chen, Cheng / Jia, Rundong / Wu, Chunlei / Wang, Jiaxin / Guo, Lingyi / Wang, Yangyuan et al. | 2017
- 1
-
Design methodology with body bias: From circuit to engineeringGomez, Ricardo / Dutto, Christian / Huard, Vincent / Clerc, Sylvain / Bano, Edwige / Flatresse, Philippe et al. | 2017
- 1
-
1μm Pitch direct hybrid bonding with <300nm wafer-to-wafer overlay accuracyJouve, A. / Balan, V. / Bresson, N. / Euvrard-Colnat, C. / Fournel, F. / Exbrayat, Y. / Mauguen, G. / Sater, M. Abdel / Beitia, C. / Arnaud, L. et al. | 2017
- 1
-
Towards 500°C SPER activated devices for 3D sequential integrationMicout, J. / Sklenard, B. / Batude, P. / Berthelon, R. / Rafhay, Q. / Lacord, J. / Mathieu, B. / Pasini, L. / Saghi, Z. / Delaye, V. et al. | 2017
- 1
-
Gate controlled diode characteristics of super steep subthreshold slope PN-body tied SOI-FET for high efficiency RF energy harvestingMomose, Shun / Ida, Jiro / Mori, Takayuki / Yoshida, Takahiro / Iwata, Jumpei / Horii, Takashi / Furuta, Takahiro / Itoh, Kenji / Ishibashi, Koichiro / Arai, Yasuo et al. | 2017
- 1
-
Integration of Si-CMOS and III-V materials through multi-wafer stackingLee, Kwang Hong / Zhang, Li / Wang, Bing / Goh, Shuh Chin / Bao, Shuyu / Wang, Yue / Sasangka, Wardhana Aji / Lee, Kenneth Eng Kian / Fitzgerald, Eugene / Tan, Chuan Seng et al. | 2017
- 1
-
Design optimization for NEM relays implemented in BEOL layersSikder, Urmita / Liu, Tsu-Jae King et al. | 2017
- 1
-
Is there a Zero Temperature bias point (ZTC) on Back Enhanced (BE) SOI MOSFET?Yojo, L. S. / Rangel, R. C. / Sasaki, K. R. A. / Martino, J. A. et al. | 2017
- 1
-
Time-dependent Vth shift of silicon on thin BOX under large back biasYamamoto, Yoshiki / Makiyama, Hideki / Hasegawa, Takumi / Okanishi, Shinobu / Maekawa, Keiichi / Shinkawata, Hiroki / Yamaguchi, Yasuo et al. | 2017
- 1
-
SNM analytical approach to robust subthreshold SRAM operation based on the 55nm DDC technologyMisawa, Nobuhiro / Kurata, Hajime / Kumeno, Kazuyuki / Nanjo, Ryota / Kai, Mutsuaki / Ema, Taiji / Sole, Marc Pons et al. | 2017
- 1
-
0.45v and 18pA/MHz MCU SOC with advanced Adaptive Dynamic Voltage Control (ADVC)Zangi, Uzi / Feldman, Neil / Shor, Joseph / Fish, Alexander et al. | 2017
- 1
-
Optimizing TSPC frequency dividers for always-on low-frequency applications in 28nm FDSOI CMOSXu, Pengcheng / Gimeno, Cecilia / Bol, David et al. | 2017
- 1
-
An implementation of 2RW dual-port SRAM using 65 nm Silicon-on-Thin-Box (SOTB) for smart IoTYamamoto, Yoshiki / Hasegawa, Takumi / Yabuuchi, Makoto / Nii, Koji / Sawada, Yohei / Tanaka, Shinji / Shinozaki, Yoshihiro / Ito, Kyoji / Shinkawata, Hiroki / Kamohara, Shiro et al. | 2017
- 1
-
A novel photodetector based on the interface coupling effect in silicon-on-insulator MOSFETsDeng, J. N. / Shao, J. H. / Lu, B. R. / Chen, Y. F. / Zaslavsky, A. / Cristoloveanu, S. / Bawedin, M. / Wan, J. et al. | 2017
- 1
-
Double-gate Si junction-less n-type transistor for high performance Cu-BEOL compatible applications using 3D sequential integrationVandooren, A. / Witters, L. / Vecchio, E. / Kunnen, E. / Hellings, G. / Peng, L. / Inoue, F. / Li, W. / Waldron, N. / Mocuta, D. et al. | 2017
- 1
-
Impact of the Zn diffusion process at the source side of InxGa1−xAs nTFETs on the analog parameters down to 10 KBordallo, C. / Martino, J. / Agopian, P. / Alian, A. / Mols, Y. / Rooyackers, R. / Vandooren, A. / Verhulst, A. / Simoen, E. / Claeys, C. et al. | 2017
- 1
-
Study of Process Transconductance for Understanding Gate Capacitance of FDSOI NCFETQureshi, Shafi / Mehrotra, Shruti et al. | 2017
- 1
-
A high-efficiency single-stage power amplifier for WLAN 802.11ac in 22nm FDSOILee, See Taur / Bellaouar, Abdellatif / Embabi, Sherif et al. | 2017
- 1
-
A 28 nW CMOS supply voltage monitor for adaptive ultra-low power IoT chipsKamakshi, Divya Akella / Patel, Harsh N. / Roy, Abhishek / Calhoun, Benton H. et al. | 2017
- 1
-
32Kb Innovative fuse (I-Fuse) array in 22nm FD-SOI with 0.9V/1.4mA program voltage/current and 0.744um2 cellChung, Shine / Fang, Wen-Kuan / Lin, Jay / Yu, Wen-Hua / Hsiao, J Y et al. | 2017
- 1
-
Monolithic integration of multiple III-V semiconductors on SiSchmid, H. / Mayer, B. / Gooth, J. / Wirths, S. / Czornomaz, L. / Riel, H. / Mauthe, S. / Convertino, C. / Moselund, K. E. et al. | 2017
- 1
-
High-performance spiking neural net accelerators for embedded computer vision applicationsKim, Jung Kuk / Knag, Phil / Chen, Thomas / Liu, Chester / Lee, Ching-En / Zhang, Zhengya et al. | 2017
- 1
-
Theoretical investigation of backgate-biasing effects on ultrathin-body GeSn based tunneling FETWang, Hongjuan / Han, Genquan / Liu, Yan / Zhang, Jincheng / Hao, Yue / Jiang, Xiangwei et al. | 2017
- 1
-
Generalized cost model for 3D systemsGitlin, Daniel / Vinet, Maud / Cheramy, Severine / Metras, Hughes / Faynot, Olivier / Signamarcheix, Thomas / Lequepeys, Jean-Rene et al. | 2017
- 1
-
Level-shifter free approach for multi-Vdd SOTB employing adaptive Vt modulation for pMOSFETUsami, Kimiyoshi / Kogure, Shunsuke / Yoshida, Yusuke / Magasaki, Ryo / Amano, Hideharu et al. | 2017
- 1
-
Extraction of SOI thickness deviation based on resonant wavelength analysis for silicon photonics devicesHorikawa, Tsuyoshi / Shimura, Daisuke / Takahashi, Hiroyuki / Ushida, Jun / Sobu, Yohei / Shiina, Akemi / Tokushima, Masatoshi / Jeong, Seok-Hwan / Kinoshita, Keizo / Mogami, Tohru et al. | 2017
- 1
-
A subthreshold 30pJ/bit self-timed ring based true random number generator for internet of everythingCoustans, Mathieu / Terrier, Christian / Eberhardt, Thomas / Salgado, Stephanie / Cherkaoui, Abdelkarim / Fesquet, Laurent et al. | 2017
- 1
-
Advanced FDSOI design: The U-channel device for 7nm node and beyondMuralidhar, Ramachandran / Dennard, Robert / Ando, Takashi / Lauer, Isaac / Hook, Terence et al. | 2017
- 1
-
Gate-induced vs. implanted body doping impact on Z2-FET DC operationNavarro, C. / Gamiz, F. / Rodriguez, N. / Donetti, L. / Sampedro, C. / Kim, Seong Il / Kim, Yong Tae / Cristoloveanu, S. et al. | 2017
- 1
-
Investigation of short-channel effects in 2D negative-capacitance field-effect transistorsYou, Wei-Xiang / Tsai, Chih-Peng / Su, Pin et al. | 2017
- 1
-
Hybrid silicon CMOS-carbon nanotube physically unclonable functionsArmstrong, Darren / Nasri, Bayan / Karri, Ramesh / Shahrjerdi, Davood et al. | 2017
- 1
-
A 0.148nJ/conversion 65nm SOTB temperature sensor LSI using thermistor-defined current sourceNii, Shinya / Ishibashi, Koichiro et al. | 2017
- 1
-
Analog performance of self-cascode SOI nanowires nMOSFETs aiming at low-power applicationsAssalti, R. / de Souza, M. / Casse, M. / Barraud, S. / Reimbold, G. / Vinet, M. / Faynot, O. et al. | 2017
- 1
-
Projected performance of experimental InAs/GaAsSb/GaSb TFET as millimeter-wave detectorZhang, J. / Alessandri, C. / Fay, P. / Seabaugh, A. / Ytterdal, T. / Memisevic, E. / Wernersson, L. E. et al. | 2017
- 1
-
Reliability analysis on low temperature gate stack process steps for 3D sequential integrationTsiara, A. / Garros, X. / Lu, C.-M. V. / Fenouillet-Beranger, C. / Batude, P. / Gassilloud, R. / Martin, F. / Faynot, O. / Ghibaudo, G. / Reimbold, G. et al. | 2017
- 1
-
Cost projections and benefits for transistor-level 3-D integration with stacked nanowiresMacha, Naveen Kumar / Rahman, Mostafizur et al. | 2017
- 1
-
Z2-FET SPICE model: DC and memory operationMartinie, S. / Lacord, J. / Rozeau, O. / Parihar, M.-S. / Lee, Kyunghwa / Bawedin, Maryline / Cristoloveanu, Sorin / Taur, Yuan / Barbe, J-C. et al. | 2017
- 1
-
Low temperature influence on long channel STI last process relaxed and strained Ge pFinFETsOliveira, A. V. / Agopian, P. G. D. / Martino, J. A. / Simoen, E. / Mitard, J. / Witters, L. / Collaert, N. / Claeys, C. et al. | 2017
- 1
-
A 2.9nW ultra-low power ripple-voltage MPPT for autonomous miniature sensor nodesLundager, Katrine / Moradi, Farshad et al. | 2017
- 1
-
Secured Dual-Rail-Precharge Mux-based (DPMUX) symmetric-logic for low voltage applicationsZabib, David Zooker / Levi, Itamar / Fish, Alexander / Keren, Osnat et al. | 2017
- 1
-
[Front matter]| 2017
- 1
-
High-density SRAM voltage scaling enabled by inserted-oxide FinFET technologyWu, Yi-Ting / Chiang, Meng-Hsueh / Chen, Jone F. / Ding, Fei / Connelly, Daniel / Liu, Tsu-Jae King et al. | 2017
- 1
-
Investigations on contact punch-through in 28 nm FDSOI through virtual fabricationVianne, B. / Morin, P. / Beylier, C. / Giraudin, J.-C. / Desmoulins, S. / Gonella, R. / Juncker, A. / Fried, D. et al. | 2017
- 1
-
An improved mobility model for FDSOI TriGate and other multi-gate Nanowire MOSFETs down to nanometer-scaled dimensionsCasse, M. / Pelloux-Prayer, J. / Zeng, Z. / Niquet, Y.-M / Triozon, F. / Barraud, S. / Reimbold, G. et al. | 2017
- 1
-
PVT compensation in Mie Fujitsu 55 nm DDC: A standard-cell library based comparisonMuller, Thomas Christoph / Nagel, Jean-Luc / Pons, Marc / Severac, Daniel / Hashiba, Katsuhiro / Sawada, Shinichi / Miyatake, Katsuji / Emery, Stephane / Burg, Andreas et al. | 2017
- 1
-
Definite influence of substrate-contact condition on SOI substrate impedance parametersYarita, Isao / Sato, Shingo / Omura, Yasuhisa et al. | 2017
- 1
-
A wide range 60 GHz VCO using back-gate controlled varactor in 22 nm FDSOI technologyZhang, Chi / Otto, Michael et al. | 2017
- 1
-
Enhanced silicon-on-insulator platform enabling new structures and applicationsHaapalinna, Atte / Aalto, Timo et al. | 2017
- 1
-
Blackghost 1.0 test chip: On the road towards commercializing ultra-low-Vdd SoC for Internet-of-ThingsPu, Yu / Easton, Ken / Shi, Chunlei / Beraha, Rudy / Newham, Adam / Attar, Rashid / Du, Yang et al. | 2017
- 1
-
Enhanced design performance thanks to adaptative body biasing technique in FDSOI technolologiesArnaud, F. / Clerc, S. / Haendler, S. / Bingert, R. / Flatresse, P. / Huard, V. / Poiroux, T. et al. | 2017
- 1
-
Experimental analysis of differential pairs designed with line tunnel FET devicesMartino, M. D. V. / Martino, J. A. / Agopian, P. G. D. / Rooyackers, R. / Simoen, E. / Collaert, N. / Claeys, C. et al. | 2017
- 1
-
A 1,000x improvement in computer systems by bridging the processor-memory gapOr-Bach, Zvi et al. | 2017
- 1
-
A 65-nm SOTB implementation of a physically unclonable function and its performance improvement by body bias controlHori, Yohei / Katashita, Toshihiro / Ogasahara, Yasuhiro et al. | 2017
- 1
-
FinFETs on insulator with silicided source/drainZhu, Huilong / Luo, Jun / Zhang, Qingzhu / Yin, Huaxiang / Zhong, Huicai / Zhao, Chao et al. | 2017
- 1
-
Differential input output CMOS (DINO-CMOS) — High performance and energy efficient logic familyHaber, M. / Levi, I. / Yehoshua, Y. / Fish, A. et al. | 2017
- 1
-
Improving noise and linearity of CMOS wideband inductorless balun LNAs for 10-GHz software-defined radios in 28nm FDSOIGimeno, Cecilia / Stas, Francois / de Streel, Guerric / Bol, David / Flandre, Denis et al. | 2017