Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking Technique (Englisch)
- Neue Suche nach: Ming-Dou Ker,
- Neue Suche nach: Shih-Lun Chen,
- Neue Suche nach: Ming-Dou Ker,
- Neue Suche nach: Shih-Lun Chen,
In:
IEEE Journal of Solid-State Circuits
;
41
, 10
;
2324-2333
;
2006
- Aufsatz (Zeitschrift) / Elektronische Ressource
-
Titel:Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking Technique
-
Beteiligte:Ming-Dou Ker, ( Autor:in ) / Shih-Lun Chen, ( Autor:in )
-
Erschienen in:IEEE Journal of Solid-State Circuits ; 41, 10 ; 2324-2333
-
Verlag:
- Neue Suche nach: IEEE
-
Erscheinungsdatum:01.10.2006
-
Format / Umfang:1839146 byte
-
ISSN:
-
DOI:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Elektronische Ressource
-
Sprache:Englisch
-
Datenquelle:
Inhaltsverzeichnis – Band 41, Ausgabe 10
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 2193
-
Table of contents| 2006
- 2195
-
New Associate Editor| 2006
- 2195
-
EDITORIAL - New Associate EditorNagaraj, K. et al. | 2006
- 2196
-
Introduction to the Special Issue on the Second IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)| 2006
- 2198
-
A 60 mW per Lane, 4$,times,$23-Gb/s 2$ ^7 -$1 PRBS GeneratorLaskin, E. / Voinigescu, S.P. et al. | 2006
- 2198
-
CSICS-BCTM PAPERS - A 60 mW Per Lane, 4 x 23-Gb-s 27<-Sup>-1 PRBS GeneratorLaskin, E. et al. | 2006
- 2209
-
A 165-Gb/s 4:1 Multiplexer in InP DHBT TechnologyHallin, J. / Kjellberg, T. / Swahn, T. et al. | 2006
- 2209
-
CSICS-BCTM PAPERS - A 165-Gb-s 4:1 Multiplexer in InP DHBT TechnologyHallin, J. et al. | 2006
- 2215
-
CSICS-BCTM PAPERS - InP DHBT-Based Monolithically Integrated CDR-DEMUX 1C Operating at 80 Gbit-sMakon, R.E. et al. | 2006
- 2215
-
InP DHBT-Based Monolithically Integrated CDR/DEMUX IC Operating at 80 Gbit/sMakon, R.E. / Driad, R. / Schneider, K. / Ludwig, M. / Aidam, R. / Quay, R. / Schlechtweg, M. / Weimann, G. et al. | 2006
- 2224
-
CSICS-BCTM PAPERS - A 1-Tap 40-Gb-s Look-Ahead Decision Feedback Equalizer in 0.18-mm SiGe BiCMOS TechnologyGarg, A. et al. | 2006
- 2224
-
A 1-Tap 40-Gb/s Look-Ahead Decision Feedback Equalizer in 0.18-$muhbox m$SiGe BiCMOS TechnologyGarg, A. / Carusone, A.C. / Voinigescu, S.P. et al. | 2006
- 2224
-
A 1-Tap 40-Gb/s Look-Ahead Decision Feedback Equalizer in 0.18-SiGe BiCMOS TechnologyGarg, A. / Carusone, A. C. / Voinigescu, S. P. et al. | 2006
- 2233
-
CSICS-BCTM PAPERS - Design Methodology for a 40-GSamples-s Track and Hold Amplifier in 0.18-mm SiGe BiCMOS TechnologyShahramian, S. et al. | 2006
- 2233
-
Design Methodology for a 40-GSamples/s Track and Hold Amplifier in 0.18-$muhbox m$SiGe BiCMOS TechnologyShahramian, S. / Carusone, A.C. / Voinigescu, S.P. et al. | 2006
- 2233
-
Design Methodology for a 40-GSamples/s Track and Hold Amplifier in 0.18-SiGe BiCMOS TechnologyShahramian, S. / Carusone, A. C. / Voinigescu, S. P. et al. | 2006
- 2241
-
A 2.8-W Q-Band High-Efficiency Power AmplifierAust, M.V. / Sharma, A.K. / Fordham, O. / Grundbacher, R. / To, R. / Tsai, R.S. / Lai, R. et al. | 2006
- 2241
-
CSICS-BCTM PAPERS - A 2.8-W Q-Band High-Efficiency Power AmplifierAust, M.V. et al. | 2006
- 2248
-
Novel VCO Architecture Using Series Above-IC FBAR and Parallel LC ResonanceOstman, K.B. / Sipila, S.T. / Uzunov, I.S. / Tchamov, N.T. et al. | 2006
- 2257
-
A 9-31-GHz Subharmonic Passive Mixer in 90-nm CMOS TechnologyRao, M. et al. | 2006
- 2257
-
A 9–31-GHz Subharmonic Passive Mixer in 90-nm CMOS TechnologyMingquan Bao, / Jacobsson, H. / Aspemyr, L. / Carchon, G. / Xiao Sun, et al. | 2006
- 2265
-
Design of Components and Circuits Underneath Integrated InductorsZhang, F. / Kinget, P.R. et al. | 2006
- 2272
-
Frequency-Independent Asymmetric Double-p Equivalent Circuit for On-Chip Spiral Inductors: Physics-Based Modeling and Parameter ExtractionHuang, F. et al. | 2006
- 2272
-
Frequency-Independent Asymmetric Double-$pi $Equivalent Circuit for On-Chip Spiral Inductors: Physics-Based Modeling and Parameter ExtractionFengyi Huang, / Jingxue Lu, / Nan Jiang, / Xiaowen Zhang, / Wengang Wu, / Yangyuan Wang, et al. | 2006
- 2272
-
Frequency-Independent Asymmetric Double-Equivalent Circuit for On-Chip Spiral Inductors: Physics-Based Modeling and Parameter ExtractionHuang, F. / Lu, J. / Jiang, N. / Zhang, X. / Wu, W. / Wang, Y. et al. | 2006
- 2284
-
Direct Digital Synthesizer With Sine-Weighted DAC at 32-GHz Clock Frequency in InP DHBT TechnologyTurner, S.E. / Kotecki, D.E. et al. | 2006
- 2291
-
Analog AGC Circuitry for a CMOS WLAN ReceiverJeon, O. / Fox, R.M. / Myers, B.A. et al. | 2006
- 2301
-
An Integrated Frequency Response Characterization System With a Digital Interface for Analog TestingValdes-Garcia, A. / Hussien, F.A.-L. / Silva-Martinez, J. / Sanchez-Sinencio, E. et al. | 2006
- 2314
-
A 6.2-GFlops Floating-Point Multiply-Accumulator With Conditional NormalizationVangal, S.R. / Hoskote, Y.V. / Borkar, N.Y. / Alvandpour, A. et al. | 2006
- 2324
-
Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking TechniqueMing-Dou Ker, / Shih-Lun Chen, et al. | 2006
- 2334
-
Weak Cell Detection in Deep-Submicron SRAMs: A Programmable Detection TechniquePavlov, A. / Sachdev, M. / Jose Pineda de Gyvez, et al. | 2006
- 2344
-
An Ultra-Low-Power Memory With a Subthreshold Power Supply VoltageJinhui Chen, / Clark, L.T. / Tai-Hua Chen, et al. | 2006
- 2354
-
Analysis and Measurement of Signal Distortion due to ESD Protection CircuitsJung-Hoon Chun, / Murmann, B. et al. | 2006
- 2359
-
COMMENTS AND CORRECTIONS - Reply to Comments on "A sinh Resistor and Its Application to tanh Linearization"Tavakoli, M. et al. | 2006
- 2359
-
Comment on Corrections to 'A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier'Shaeffer, D. K. / Lee, T. H. et al. | 2006
- 2359
-
Comments on “A sinh Resistor and Its Application to tanh Linearization”Sanchez, F.J.G. / Ortiz-Conde, A. / Finol, J. / Salazar, R. / Salcedo, J. et al. | 2006
- 2359
-
COMMENTS AND CORRECTIONS - Comment on Corrections to "A 1-5-V, 1.5-GHz CMOS Low Noise Amplifier"Shaeffer, D.K. et al. | 2006
- 2359
-
Comment on Corrections to “A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier”Shaeffer, D.K. / Lee, T.H. et al. | 2006
- 2359
-
Comments on 'A sinh Resistor and Its Application to tanh Linearization'Garcia Sanchez, F. J. / Ortiz-Conde, A. / Finol, J. / Salazar, R. / Salcedo, J. et al. | 2006
- 2359
-
COMMENTS AND CORRECTIONS - Comments on "A sinh Resistor and Its Application to tanh Linearization"Garcia Sánchez, F.J. et al. | 2006
- 2359
-
Reply to Comments on “A sinh Resistor and Its Application to tanh Linearization”Tavakoli, M. / Sarpeshkar, R. et al. | 2006
- 2359
-
Reply to Comments on 'A sinh Resistor and Its Application to tanh Linearization'Tavakoli, M. / Sarpeshkar, R. et al. | 2006
- c1
-
[Front cover]| 2006
- c2
-
IEEE Journal of Solid-State Circuits publication information| 2006
- c3
-
IEEE Journal of Solid-State Circuits information for authors| 2006