Session 7a - Prediction - Detecting Global Stride Locality in Value Streams (Englisch)
- Neue Suche nach: Zhou, H.
- Neue Suche nach: Zhou, H.
- Neue Suche nach: Flanagan, J.
- Neue Suche nach: Conte, T.
In:
Computer architecture news
;
31
, 2
; 324-335
;
2003
-
ISSN:
- Aufsatz (Zeitschrift) / Print
-
Titel:Session 7a - Prediction - Detecting Global Stride Locality in Value Streams
-
Beteiligte:
-
Erschienen in:Computer architecture news ; 31, 2 ; 324-335
-
Verlag:
- Neue Suche nach: ACM
-
Erscheinungsort:New York, NY
-
Erscheinungsdatum:2003
-
ISSN:
-
ZDBID:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Print
-
Sprache:Englisch
- Neue Suche nach: 54.30 / 54.00
- Weitere Informationen zu Basisklassifikation
- Neue Suche nach: 770/3155
-
Schlagwörter:
-
Klassifikation:
-
Datenquelle:
Inhaltsverzeichnis – Band 31, Ausgabe 2
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 2
-
Session 1 - Thermal and Energy-Aware Microarchitectures - Temperature-Aware MicroarchitectureSkadron, K. et al. | 2003
- 14
-
Session 1 - Thermal and Energy-Aware Microarchitectures - Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain MicroprocessorMagklis, G. et al. | 2003
- 28
-
Session 2 - Processor Architecture - Half-Price ArchitectureKim, I. et al. | 2003
- 39
-
Session 2 - Processor Architecture - Implicitly-Multithreaded ProcessorsPark, I. et al. | 2003
- 52
-
Panel: Subsetting SPEC When Measuring Results: Valid or Manipulative? MisSPECulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture ConferencesCitron, D. et al. | 2003
- 62
-
Session 3a - Microarchitecture Techniques - Banked Multiported Register Files for High-Frequency Superscalar MicroprocessorsTseng, J. et al. | 2003
- 72
-
Session 3a - Microarchitecture Techniques - Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply VoltagePowell, M. et al. | 2003
- 84
-
Session 3a - Microarchitecture Techniques - SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical SamplingWunderlich, R. et al. | 2003
- 98
-
Session 3b - Recovery and Replay - Transient-Fault Recovery for Chip MultiprocessorsGomaa, M. et al. | 2003
- 110
-
Session 3b - Recovery and Replay - ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded CodesPrvulovic, M. et al. | 2003
- 122
-
Session 3b - Recovery and Replay - A "Flight Data Recorder" for Enabling Full-System Multiprocessor Deterministic ReplayXu, M. et al. | 2003
- 136
-
Session 4a - Energy-Saving Designs - A Highly-Configurable Cache Architecture for Embedded SystemsZhang, C. et al. | 2003
- 147
-
Session 4a - Energy-Saving Designs - Energy Efficient Co-Adaptive Instruction Fetch and IssueBuyuktosunoglu, A. et al. | 2003
- 157
-
Session 4a - Energy-Saving Designs - Positional Adaptation of Processors: Application to Energy ReductionHuang, M. et al. | 2003
- 169
-
Session 4a - Energy-Saving Designs - DRPM: Dynamic Speed Control for Power Management in Server Class DisksGurumurthi, S. et al. | 2003
- 182
-
Session 4b - Interconnects and Multiprocessors - Token Coherence: Decoupling Performance and CorrectnessMartin, M. et al. | 2003
- 194
-
Session 4b - Interconnects and Multiprocessors - GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus NetworksSingh, A. et al. | 2003
- 206
-
Session 4b - Interconnects and Multiprocessors - Using Destination-Set Prediction to Improve the Latency-Bandwidth Tradeoff in Shared-Memory MultiprocessorsMartin, M. et al. | 2003
- 218
-
Session 4b - Interconnects and Multiprocessors - Performance Analysis of the Alpha 21364-Based HP GS1280 MultiprocessorCvetanovic, Z. et al. | 2003
- 230
-
Session 5 - Front-End Scheduling - Parallelism in the Front-EndOberoi, P. et al. | 2003
- 241
-
Session 5 - Front-End Scheduling - Effective ahead Pipelining of Instruction Block Address GenerationSeznec, A. et al. | 2003
- 253
-
Session 5 - Front-End Scheduling - Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective ReplayErnst, D. et al. | 2003
- 264
-
Session 6a - Clustered Processors - Improving Dynamic Cluster Assignment for Clustered Trace Cache ProcessorsBhargava, R. et al. | 2003
- 275
-
Session 6a - Clustered Processors - Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered ProcessorsBalasubramonian, R. et al. | 2003
- 288
-
Session 6b - Network Processors - A Pipelined Memory Architecture for High Throughput Network ProcessorsSherwood, T. et al. | 2003
- 300
-
Session 6b - Network Processors - Efficient Use of Memory Bandwidth to Improve Network Processor ThroughputHasan, J. et al. | 2003
- 314
-
Session 7a - Prediction - Improving Branch Prediction by Dynamic Dataflow-Based Identification of Correlated Branches from a Large Global HistoryThomas, R. et al. | 2003
- 324
-
Session 7a - Prediction - Detecting Global Stride Locality in Value StreamsZhou, H. et al. | 2003
- 336
-
Session 7a - Prediction - Phase Tracking and PredictionSherwood, T. et al. | 2003
- 350
-
Session 7b - Mechanisms and Support - Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time SystemsAnantaraman, A. et al. | 2003
- 362
-
Session 7b - Mechanisms and Support - DISE: A Programmable Macro Engine for Customizing ApplicationsCorliss, M. et al. | 2003
- 374
-
Session 7b - Mechanisms and Support - Building Quantum Wires: The Long and the Short of ItOskin, M. et al. | 2003
- 388
-
Session 8 - Memory Issues - Guided Region Prefetching: A Cooperative Hardware-Software ApproachWang, Z. et al. | 2003
- 399
-
Session 8 - Memory Issues - Overcoming the Limitations of Conventional Vector ProcessorsKozyrakis, C. et al. | 2003
- 410
-
Session 8 - Memory Issues - A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing KernelsSuh, J. et al. | 2003
- 422
-
Session 9 - Exploiting Parallelisms - Exploiting ILP, TLP and DLP with the Polymorphous TRIPS ArchitectureSankaralingam, K. et al. | 2003
- 434
-
Session 9 - Exploiting Parallelisms - The Jrpm System for Dynamically Parallelizing Java ProgramsChen, M. et al. | 2003
- 447
-
Author Index| 2003
-
Symposium Chairman's Welcome| 2003
-
Message from the Program Chair| 2003
-
Committee Members| 2003
-
30th Annual International Symposium on Computer Architecture -- ISCA 2003| 2003