Signal Processing With Direct Computations on Compressively Sensed Data (Englisch)
- Neue Suche nach: Shoaib, Mohammed
- Neue Suche nach: Shoaib, Mohammed
- Neue Suche nach: Jha, Niraj K
- Neue Suche nach: Verma, Naveen
In:
IEEE transactions on very large scale integration (VLSI) systems
;
23
, 1
; 30-43
;
2015
-
ISSN:
- Aufsatz (Zeitschrift) / Print
-
Titel:Signal Processing With Direct Computations on Compressively Sensed Data
-
Beteiligte:
-
Erschienen in:IEEE transactions on very large scale integration (VLSI) systems ; 23, 1 ; 30-43
-
Verlag:
- Neue Suche nach: Institute of Electrical and Electronics Engineers
-
Erscheinungsort:New York, NY
-
Erscheinungsdatum:2015
-
ISSN:
-
ZDBID:
-
DOI:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Print
-
Sprache:Englisch
- Neue Suche nach: 53.52
- Weitere Informationen zu Basisklassifikation
- Neue Suche nach: 770/5670
-
Schlagwörter:
-
Klassifikation:
-
Datenquelle:
Inhaltsverzeichnis – Band 23, Ausgabe 1
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 1
-
EditorialChakrabarty, Krishnendu et al. | 2015
- 18
-
Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC ApplicationsLee, Yu-Hsuan / Pan, Cheng-Wei et al. | 2015
- 30
-
Signal Processing With Direct Computations on Compressively Sensed DataShoaib, Mohammed / Jha, Niraj K. / Verma, Naveen et al. | 2015
- 44
-
A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-Independent Delta-I Noise DfT SchemeRadulov, Georgi I. / Quinn, Patrick J. / van Roermund, Arthur H. M. et al. | 2015
- 54
-
Design Techniques to Improve Blocker Tolerance of Continuous-Time $\Delta\Sigma$ ADCsGeddada, Hemasundar Mohan / Park, Chang-Joon / Jeon, Hyung-Joon / Silva-Martinez, Jose / Karsilayan, Aydin Ilker / Garrity, Douglas et al. | 2015
- 68
-
Protein Alignment Systolic Array Throughput OptimizationCausapruno, Giovanni / Urgese, Gianvito / Vacca, Marco / Graziano, Mariagrazia / Zamboni, Maurizio et al. | 2015
- 78
-
Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy BlockWey, I-Chyn / Peng, Chien-Chang / Liao, Feng-Yu et al. | 2015
- 88
-
Efficient Hardware Architecture of $\eta_{T}$ Pairing Accelerator Over Characteristic ThreeChung, Szu-Chi / Wu, Jing-Yu / Fu, Hsing-Ping / Lee, Jen-Wei / Chang, Hsie-Chia / Lee, Chen-Yi et al. | 2015
- 88
-
Efficient Hardware Architecture of \eta Pairing Accelerator Over Characteristic ThreeSzu-Chi Chung et al. | 2015
- 98
-
An Ultralow Power Multirate FSK Demodulator With Digital-Assisted Calibrated Delay-Line Based Phase Shifter for High-Speed Biomedical Zero-IF ReceiversShih, Horng-Yuan / Chen, Chun-Fan / Chang, Yu-Chuan / Hu, Yu-Wei et al. | 2015
- 107
-
A Ripple Control Dual-Mode Single-Inductor Dual-Output Buck Converter With Fast Transient ResponseSun, Weifeng / Han, Caixia / Yang, Miao / Xu, Shen / Lu, Shengli et al. | 2015
- 118
-
A Method for Improving Power Grid Resilience to Electromigration-Caused via FailuresLi, Di-An / Marek-Sadowska, Malgorzata / Nassif, Sani R. et al. | 2015
- 131
-
Low-Cost Control Flow Protection via Available Redundancies in the Microprocessor PipelineRouf, Mohammad Abdur / Kim, Soontae et al. | 2015
- 142
-
Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer InsertionCai, Yici / Deng, Chao / Zhou, Qiang / Yao, Hailong / Niu, Feifei / Sze, Cliff N. et al. | 2015
- 156
-
Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise ConstraintNikdast, Mahdi / Xu, Jiang / Duong, Luan H. K. / Wu, Xiaowen / Wang, Zhehui / Wang, Xuan / Wang, Zhe et al. | 2015
- 170
-
Aurora: A Cross-Layer Solution for Thermally Resilient Photonic Network-on-ChipLi, Zhongqi / Qouneh, Amer / Joshi, Madhura / Zhang, Wangyuan / Fu, Xin / Li, Tao et al. | 2015
- 184
-
A Wide-Range Multiport LC-Ladder Oscillator and Its Applications to a 1.2–10.1 GHz PLLShen, Meng-Hung / Huang, Po-Chiun et al. | 2015
- 189
-
Razor Based Programmable Truncated Multiply and Accumulate, Energy-Reduction for Efficient Digital Signal Processingde Solaz, Manuel la Guia / Conway, Richard et al. | 2015
- 194
-
A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus PrescalerZhu, Wenrui / Yang, Haigang / Gao, Tongqiang / Liu, Fei / Yin, Tao / Zhang, Dandan / Zhang, Hongfeng et al. | 2015
- 198
-
A Process-Variation Resilient Current Mode Logic With Simultaneous Regulations for Time Constant, Voltage Swing, Level Shifting, and DC Gain Using Time-Reference-Based Adaptive Biasing ChainJeon, Hyung-Joon / Silva-Martinez, Jose / Hoyos, Sebastian et al. | 2015
- 203
-
An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional ProbabilityChen, Yuan-Ho et al. | 2015
- 208
-
Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure DetectionMarkandeya, Himanshu S. / Irazoqui, Pedro P. / Roy, Kaushik et al. | 2015
- 213
-
Recursive Approach to the Design of a Parallel Self-Timed AdderRahman, Mohammed Ziaur / Kleeman, Lindsay / Habib, Mohammad Ashfak et al. | 2015
- 218
-
IEEE Copyright Form| 2015
- 220
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems information for authors| 2015
- C1
-
Table of contents| 2015
- C2
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information| 2015
- C3
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information| 2015