3-D ICs: Motivation, performance analysis, and technology (Englisch)
- Neue Suche nach: Saraswat, K.C.
- Neue Suche nach: Banerjee, K.
- Neue Suche nach: Joshi, A.R.
- Neue Suche nach: Kalavade, P.
- Neue Suche nach: Kapur, P.
- Neue Suche nach: Souri, S.J.
- Neue Suche nach: Saraswat, K.C.
- Neue Suche nach: Banerjee, K.
- Neue Suche nach: Joshi, A.R.
- Neue Suche nach: Kalavade, P.
- Neue Suche nach: Kapur, P.
- Neue Suche nach: Souri, S.J.
In:
ESSCIRC, European Solid-State Circuits Conference, 26
;
38-46
;
2000
-
ISBN:
- Aufsatz (Konferenz) / Print
-
Titel:3-D ICs: Motivation, performance analysis, and technology
-
Beteiligte:Saraswat, K.C. ( Autor:in ) / Banerjee, K. ( Autor:in ) / Joshi, A.R. ( Autor:in ) / Kalavade, P. ( Autor:in ) / Kapur, P. ( Autor:in ) / Souri, S.J. ( Autor:in )
-
Erschienen in:
-
Verlag:
- Neue Suche nach: Frontier Group
-
Erscheinungsort:Paris
-
Erscheinungsdatum:2000
-
Format / Umfang:9 Seiten, 12 Bilder, 1 Tabelle, 31 Quellen
-
ISBN:
-
Medientyp:Aufsatz (Konferenz)
-
Format:Print
-
Sprache:Englisch
-
Schlagwörter:
-
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 38
-
3-D ICs: Motivation, performance analysis, and technologySaraswat, K.C. / Banerjee, K. / Joshi, A.R. / Kalavade, P. / Kapur, P. / Souri, S.J. et al. | 2000
- 48
-
Ultra-low voltage CMOS cascode amplifierLehmann, T. / Cassia, M. et al. | 2000
- 52
-
Curvature compensated BiCMOS bandgap with 1 V supply voltageMalcovati, P. / Maloberti, F. / Pruzzi, M. / Fiocchi, C. et al. | 2000
- 56
-
Front-end processor core for up to 64X speed CD-ROM drive in 0.35 micron CMOSWada, A. / Otsuka, T. / Tani, K. / Sawai, T. et al. | 2000
- 60
-
A dynamically controllable DC/DC level converter and its application to high-speed, low-power circuitsEnomoto, T. / Shikano, H. / Iwata, H. / Fujii, M. / Yoshida, N. et al. | 2000
- 64
-
A micropower class AB CMOS log-domain filter for DECT applicationsPython, D. / Enz, C.C. et al. | 2000
- 72
-
A 400MHz 5th-order CMOS continuous-time switched-current sigma delta modulatorLuh, L. / Choma, J. jun. / Draper, J. et al. | 2000
- 76
-
A 1.8V MOSFET-only sigma-delta modulator using compensated MOS-capacitors in depletion with substrate biasingTille, T. / Sauerbrey, J. / Mauthe, M. / Kraus, W. / Schmitt-Landsiedel, D. et al. | 2000
- 80
-
A 73dB SFDR 10.7MHz 3.3 V CMOS bandpass sigma delta modulator sampled at 37.05 MHzCusinato, P. / Stefani, F. / Baschirotto, A. et al. | 2000
- 88
-
A CMOS 2V quadrature direct up-converter chip for DCS-1800 integrationBorremans, M. / Steyaert, M. et al. | 2000
- 92
-
A 900MHz/1.9GHz integrated transceiver and synthesizer IC for GSMMagoon, R. / Tham, J.J. / Molnar, A. / Pregardier, B. / Margarit, M. / Conta, M. / Cheng, J. / Ali, A. / Lloyd, S. et al. | 2000
- 96
-
A 2-GHz low-power single-chip CMOS receiver for WCDMA applicationsYee, D. / Doan, C. / Sobel, D. / Limketkai, B. / Alalusi, S. / Brodersen, R. et al. | 2000
- 100
-
A low stress 20dBm power amplifier for LINC transmission with 50% peak PAE in 0.25 micron CMOSTarsia, M. / Khoury, J. / Boccuzzi, V. et al. | 2000
- 108
-
A universal dual band LNA implementation in SiGe-technology for wireless applicationsCatala, S. / Schmidt, A. et al. | 2000
- 116
-
Using capacitive cross-coupling technique in RF low noise amplifiers and down-conversion mixer designWei Zhou / Embabi, S. / Pineda de Gyvez, J. / Sanchez-Sinencio, E. et al. | 2000
- 120
-
A low power reconfigurable 12-tap FIR interpolation filter with fixed coefficient setsHenning, C. / Schwann, R. / Gierenz, V. / Noll, T.G. et al. | 2000
- 128
-
Itanium processor system bus designIlkbahar, A. / Venkataraman, S. / Muljono, H. et al. | 2000
- 132
-
Self calibrating and adjustable CMOS pad driver for improved electromagnetic compatibilityKlein, R. / Roemer, D. / Eichfeld, H. / Pfleiderer, H.J. et al. | 2000
- 136
-
A new contactless smartcard IC using an on-chip antenna and an asynchronous micro-controllerAbrial, A. / Bouvier, J. / Senn, P. / Renaudin, M. / Vivet, P. et al. | 2000
- 144
-
High-speed and low-swing on-chip bus interface using threshold voltage swing driver and dual sense amplifier receiverYang, Byung-Do / Kim, Lee-Sup et al. | 2000
- 156
-
Battery supplied low power analog-digital front-end for audio applicationsKlootsema, R. / Nys, O. / Vandel, E. / Aebischer, D. / Vaucher, P. / Hautier, O. / Bratschi, P. / Bauduin, F. / Oerle, G. van / Jakob, A. et al. | 2000
- 164
-
An eight-order CMOS lowpass filter with 30-120 MHz tuning range and programmable boostBollati, G. / Marchese, S. / Castello, R. / Demicheli, M. et al. | 2000
- 172
-
A 350 MHz-programmable analog FIR filter using mixed-signal multiplierJin, H. / Lee, E.K.F. et al. | 2000
- 176
-
A 2.7V CMOS dual-mode baseband filter for PDC and WCDMAHollman, T. / Lindfors, S. / Länsirinne, M. / Jussila, J. / Halonen, K. et al. | 2000
- 188
-
Ultra low power A/D converters using an enhanced differential charge-transfer amplifierMarble, W.J. / Comer, D.T. et al. | 2000
- 192
-
SiGe track-and-hold with HD3=-87 dBFS for f(ck)=110 MHz, f(in)=(110 MHz - 1 kHz) and V(in)=1 V(pp,diff)Dias, V. / Gatti, U. / Maloberti, F. et al. | 2000
- 196
-
A 2.5 volt 6 bit 600MS/s flash ADC in 0.25 micron CMOSScholtens, P. et al. | 2000
- 200
-
An 8-bit, 1-Gsample/s folding-interpolating analog-to-digital converterWei An / Salama, C.A.T. et al. | 2000
- 204
-
A 2.7 50MHz IF-sampling DS-modulator with +37dBV IIP3 for digital cellular phonesLindfors, S. / Länsirinne, M. / Halonen, K. et al. | 2000
- 212
-
A digitally programmable burst-mode 155 Mb/s transmitter for PONDoci, M. / Fiocchi, C. / Gatti, U. / Profumo, A. / Promitzer, G. et al. | 2000
- 220
-
A 12 GHz/128 frequency divider in 0.25 micrometer CMOSMuer, B. de / Steyaert, M. et al. | 2000
- 224
-
An 18-mW 2.5-GHz/900-MHz BiCMOS dual frequency synthesizer with < 10-Hz RF carrier resolutionRhee, W. / Bisanti, B. / Ali, A. et al. | 2000
- 228
-
A 500MHz supply noise insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converterLee, C.H. / McClellan, K. / Choma, J. jun. et al. | 2000
- 232
-
A novel structure for DCO PLLs with equivalent 16 bit digital phase quantization, digital loop filter and 18ps long-term jitterSandner, C. / Dalt, N. da et al. | 2000
- 236
-
A channel selection filter for a WCDMA direct conversion receiverJussila, J. / Pärssinen, A. / Halonen, K. et al. | 2000
- 244
-
A CMOS g(m)-C polyphase filter with high image band rejectionAndreani, P. / Mattisson, S. / Essink, B. et al. | 2000
- 248
-
A CMOS switched-capacitor bandpass filter with 100 Msample/s input sampling and frequency downconversionFerreira Neves, R. / Epifanio da Franca, J. et al. | 2000
- 256
-
A low-distortion digitally programmable continuous-time filter and variable-gain amplifierCelma, S. / Sabadell, J. et al. | 2000
- 272
-
A 2.8V 200MHz replicating current comparator for convolutional decodersDemosthenous, A. / Taylor, J. et al. | 2000
- 276
-
New regulated voltage down converter based on modified band-gap cellsKussener, E. / Barthelemy, H. / Kaiser, A. / Roberts, A. / Malherbe, A. et al. | 2000
- 288
-
Generating all 2-transistor circuits leads to new wide-band CMOS LNAsBruccoleri, F. / Klumperink, E.A.M. / Nauta, B. et al. | 2000
- 292
-
A self-calibrating 900-MHz CMOS image-reject receiverMontemayor, R. / Razavi, B. et al. | 2000
- 304
-
A 2.7 V,8 GHz monolithic I/Q RC oscillator with active inductive loadsTang, J. van der / Kasperkovitz, D. / Centurelli, F. / Roermund, A. van et al. | 2000
- 308
-
5 GHz low-noise bipolar and CMOS monolithic VCO'sJacquinot, H. / Majos, J. / Senn, P. et al. | 2000
- 312
-
A fully integrated sub-1 V 4 GHz CMOS VCO, and a 10.5 GHz oscillatorMostafa, A.H. / El-Gamal, M.N. et al. | 2000
- 332
-
Source-pulsed dynamic-threshold CMOS SRAMs for fast, portable applicationsBhavnagarwala, A.J. / Kapoor, A. / Meindl, J.D. et al. | 2000
- 336
-
A low-power SRAM with resonantly powered data, address, word, and bit linesTzartzanis, N. / Athas, W. / Svensson, L. et al. | 2000
- 340
-
Super-compact shared-cache memories with low power consumption for multi-issue single chip processorsKishi, K. / Gyohten, T. / Kim, J. / Mattausch, H.J. / Tatsumi, Y. / Nara, S. et al. | 2000
- 344
-
Nonvolatile CMOS latch employing GMR resistorsDas, B. / Wong, K.A. / Black, W.C. jun. et al. | 2000
- 352
-
A high IP3 RF receiver chip set for mobile radio base stations up to 2 GHzWohlmuth, H.D. / Simbürger, W. et al. | 2000
- 356
-
High performance SiGe upconverter for double conversion tunerIpek, M. / Rieger, M. / Schemmann, H. et al. | 2000
- 360
-
1.0-Volt, 9-bit pipelined CMOS ADCWaltari, M. / Halonen, K. et al. | 2000
- 368
-
12 bit low power fully differential switched capacitor non-calibrating successive approximation ADC with 1MS/sPromitzer, G. et al. | 2000
- 372
-
An 8-bit 13-Msamples/s digital-background-calibrated algorithmic ADCBlecker, E.B. / Erdogan, O.E. / Hurst, P.J. / Lewis, S.H. et al. | 2000
- 376
-
A dual-phase-controlled dynamic latched (DDL) amplifier for high-speed and low-power DRAMsFujisawa, H. / Takahashi, T. / Nakamura, M. / Kajigaya, K. et al. | 2000
- 380
-
A high-efficiency back-bias generator with cross-coupled hybrid pumping circuit for sub-1.5 V DRAM applicationsMin, Kyeong-Sik / Jin, Kyo-Won / Kim, Ji-Beom et al. | 2000
- 384
-
A low power reconfigurable I/O DRAM macro with single bit line writing schemeKook, Jeonghoon / Yoo, Hoi-Jun et al. | 2000
- 388
-
A 1-V, 3.44-ns, 4.1-mW at 50-MHz, 128-Kb four-way set-associative CMOS cache memory implemented by 1.8V 0.18 micron foundry CMOS technology for low-voltage low-power VLSI system applicationsKuo, J.B. / Lin, P.F. / Wang, F. / Chang, H.H. / Wang, W.T. / Chen, C.H. et al. | 2000
- 392
-
A 2-V 900-MHz monolithic CMOS dual-loop frequency synthesizer for GSM wireless receiversWilliam Shing Tak Yan / Howard Cam Luong et al. | 2000
- 400
-
A programmable intraocular CMOS pressure sensor system implantStangel, K. / Kolnsberg, S. / Hammerschmidt, D. / Hosticka, B.J. / Trieu, H.K. / Mokwa, W. et al. | 2000
- 404
-
A low-power ASK demodulator for inductively coupled implantable electronicsGudnason, G. et al. | 2000
- 408
-
SC interface and calibration circuit for a CMOS humidity sensorQiu, Yanyan / Pun, K.P. / Azeredo Leme, C. / Franca, J.E. et al. | 2000
- 412
-
A position detection sensor for 3-D measurementNezuka, T. / Hoshino, M. / Ikeda, M. / Asada, K. et al. | 2000
- 424
-
Skewed CMOS: Noise-immune high-performance low-power static circuit familySolomatnikov, A. / Somasekhar, D. / Roy, K. et al. | 2000
- 428
-
A receiver channel with a leading edge timing discriminator for a pulsed time-of-flight laser radarPeltola, T. / Ruotsalainen, T. / Palojärvi, P. / Kostamovaara, J. et al. | 2000
- 432
-
A packaged low-noise high-speed regulated cascode transimpedance amplifier using a 0.6 micron N-well CMOS technologyPark, Sung-Min / Toumazou, C. et al. | 2000
- 440
-
A 10-bit 200 MS/s CMOS parallel pipeline A/D converterSumanen, L. / Waltari, M. / Halonen, K. et al. | 2000
- 444
-
A differentially tuned 1.73GHz-1.99GHz quadrature CMOS VCO for DECT, DCS1800 and GSM900 with a phasenoise over tuning range between -128dBc/Hz and -137dBc/Hz at 600 kHz offsetTiebout, M. et al. | 2000
- 448
-
A comparison of MOS varactors in fully-integrated CMOS LC VCO's at 5 and 7 GHzAinspan, H. / Plouchart, J.O. et al. | 2000
- 452
-
A low-voltage low-power 0.25 micron CMOS ADSL analog front-end ICKokozinski, R. / Bresch, M. / Hammerschmidt, D. / Hesener, M. / Hosticka, B. / Kemna, A. / Klein, B. / Niederholz, J. / Teßmann, D. et al. | 2000
- 456
-
A mixed-signal CMOS MODEM ASIC for data transmission on the low-voltage power-line with sensitivity of 283 microVrms at 10 KbpsRodriguez-Vazquez, R. / Dominguez-Castro, R. / Delgado-Restituto, M. / Linan, G. / Rio, R. del / Ceballos, J. / Acosta, A. / Ramos, J. et al. | 2000
- 460
-
LVDS I/O cells with rail-to-rail receiver input for SONET/SDH at 1.25Gb/sVogel, U. / Jähne, R. / Ulbricht, S. / Bunk, G. / Steinert, M. / Zimmermann, C. / Iwamoto, T. / Kokozinski, R. et al. | 2000
- 464
-
A 10 Gb/s, 120/60 mA laser/modulator driver IC with dual-mode actively matched output bufferRansijn, H. / Salvador, G. / Daugherty, D. / Gaynor, K. et al. | 2000
- 468
-
New fast-lock PLL for mobile GSM GPRS applicationsMemmler, B. / Götz, E. / Schönleber, G. et al. | 2000
- 472
-
A 2 GHz delta sigma fractional-N frequency synthesizer in 0.35 micron CMOSAhola, R. / Halonen, K. et al. | 2000
- 476
-
An analogue delay line for virtual clock enhancement in DDSRichter, R. / Jentschel, H.J. et al. | 2000