An ultra low power IC for an autonomous mm3-sized microrobot (Englisch)
- Neue Suche nach: Casanova, R.
- Neue Suche nach: Dieguez, A.
- Neue Suche nach: Sanuy, A.
- Neue Suche nach: Arbat, A.
- Neue Suche nach: Alonso, O.
- Neue Suche nach: Canals, J.
- Neue Suche nach: Samitier, J.
- Neue Suche nach: Casanova, R.
- Neue Suche nach: Dieguez, A.
- Neue Suche nach: Sanuy, A.
- Neue Suche nach: Arbat, A.
- Neue Suche nach: Alonso, O.
- Neue Suche nach: Canals, J.
- Neue Suche nach: Samitier, J.
In:
IEEE Asian Solid-State Circuits Conference, 2007
;
55-58
;
2007
-
ISBN:
- Aufsatz (Konferenz) / Print
-
Titel:An ultra low power IC for an autonomous mm3-sized microrobot
-
Beteiligte:Casanova, R. ( Autor:in ) / Dieguez, A. ( Autor:in ) / Sanuy, A. ( Autor:in ) / Arbat, A. ( Autor:in ) / Alonso, O. ( Autor:in ) / Canals, J. ( Autor:in ) / Samitier, J. ( Autor:in )
-
Erschienen in:
-
Verlag:
- Neue Suche nach: IEEE Operations Center
-
Erscheinungsort:Piscataway
-
Erscheinungsdatum:2007
-
Format / Umfang:4 Seiten, 10 Quellen
-
ISBN:
-
DOI:
-
Medientyp:Aufsatz (Konferenz)
-
Format:Print
-
Sprache:Englisch
-
Schlagwörter:
-
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 1
-
Strategic consideration for the design of digital TV system-on-chip productsHee-Gook Lee, et al. | 2007
- 5
-
Analog design challenges in nanometer CMOS technologiesSansen, Willy et al. | 2007
- 10
-
Where is Korea’s fabless semiconductor industry headed?Hwang, James et al. | 2007
- 14
-
Penryn: 45-nm next generation Intel® core™ 2 processorVarghese George, / Sanjeev Jahagirdar, / Chao Tong, / Smits, Ken / Satish Damaraju, / Siers, Scott / Ves Naydenov, / Tanveer Khondker, / Sanjib Sarkar, / Puneet Singh, et al. | 2007
- 18
-
Design of a 90nm 4-CPU 4320MIPS SoC with individually managed frequency and 2.4GB/s multi-master on-chip interconnectOsamu Nishii, / Itaru Nonomura, / Yutaka Yoshida, / Kiyoshi Hayase, / Shinichi Shibahara, / Yoshitaka Tsujimoto, / Masashi Takada, / Toshihiro Hattori, et al. | 2007
- 22
-
UltraSPARC T2: A highly-treaded, power-efficient, SPARC SOCManish Shah, / Barreh, Jama / Brooks, Jeff / Golla, Robert / Grohoski, Gregory / Gura, Nils / Hetherington, Rick / Jordan, Paul / Luttrell, Mark / Olson, Christopher et al. | 2007
- 26
-
SSC™ - A new generation of smart controller for mobile storageYanhui Yang, / Muhua Han, / Sudong Yu, / ShaoJun Wei, et al. | 2007
- 30
-
A PCI-express Gen2 transceiver with adaptive 2-Tap DFE for up to 12-meter external cablingTse-Hsien Yeh, / Wei-Yu Wang, / Wen-Liang Wang, / Yu-Hong Lin, / Ying-Lien Cheng, / Tsung-Hsin Chou, / Jyhfong Lin, et al. | 2007
- 34
-
A low power and highly reliable 400Mbps mobile DDR SDRAM with on-chip distributed ECCSaeng-Hwan Kim, / Won-Oh Lee, / Jung-Ho Kim, / Seong-Seop Lee, / Sun-Young Hwang, / Chang-Il Kim, / Tae-Woo Kwon, / Bong-Seok Han, / Sung-Kwon Cho, / Dae-Hui Kim, et al. | 2007
- 38
-
Value creation in SOC/MCU applications by embedded non-volatile memory evolutionsMasahiro Hatanaka, / Hideto Hidaka, et al. | 2007
- 43
-
Performance and power evaluation of SH-X3 multicore systemMasashi Takada, / Shinichi Shibahara, / Kiyoshi Hayase, / Tatsuya Kamei, / Yutaka Yoshida, / Kiwamu Takada, / Naohiko Irie, / Osamu Nishii, / Toshihiro Hattori, et al. | 2007
- 47
-
Implementation of Memory-Centric NoC for 81.6 GOPS object recognition processorDonghyun Kim, / Kwanho Kim, / Joo-Young Kim, / Seungjin Lee, / Hoi-Jun Yoo, et al. | 2007
- 51
-
Low hardware complexity key equation solver chip for Reed-Solomon decodersBaek, Jaehyun / Sunwoo, Myung H. et al. | 2007
- 55
-
An ultra low power IC for an autonomous mm3-sized microrobotCasanova, R. / Dieguez, A. / Sanuy, A. / Arbat, A. / Alonso, O. / Canals, J. / Samitier, J. et al. | 2007
- 59
-
Bitwise Competition Logic for compact digital comparatorJoo-Young Kim, / Hoi-Jun Yoo, et al. | 2007
- 63
-
A uniform bandwidth PLL using a continuously tunable single-input dual-path LC VCO for 5Gb/s PCI express Gen2 applicationRhee, Woogeun / Ainspan, Herschel / Friedman, Daniel J. / Rasmus, Todd / Garvin, Stacy / Cranford, Clay et al. | 2007
- 67
-
A 480-MHz to 1-GHz sub-picosecond clock generator with a fast and accurate automatic frequency calibration in 0.13-µm CMOSJoonhee Lee, / Kyunglok Kim, / Junghyup Lee, / Taekwang Jang, / Seonghwan Cho, et al. | 2007
- 71
-
Bi-directional AC coupled interface with adaptive spread spectrum clock generatorYoshihide Komatsu, / Tsuyoshi Ebuchi, / Takashi Hirata, / Takefumi Yoshikawa, et al. | 2007
- 75
-
A 3–10 GHz full-band single VCO agile switching frequency generator for MB-OFDM UWBChao-Shiun Wang, / Wei-Chang Li, / Chorng-Kuang Wang, / Horng-Yuan Shih, / Tzu-Yi Yang, et al. | 2007
- 79
-
A 6.1-mW dual-loop digital DLL with 4.6-ps RMS jitter using window-based phase detectorBhoraskar, Paritosh / Yun Chiu, et al. | 2007
- 83
-
A 7mA-1.8V, 2MHz GFSK analog demodulator with 1Mbps data rateJinke Yao, / Baoyong Chi, / Zhihua Wang, et al. | 2007
- 87
-
A linearization technique for RF receiver front-end using second-order-intermodulation injectionShuzuo Lou, / Luong, Howard C. et al. | 2007
- 91
-
A CMOS wide-band low-noise amplifier with balun-based noise-canceling techniqueYouchun Liao, / Zhangwen Tang, / Hao Min, et al. | 2007
- 95
-
A low-power, 3-5-GHz CMOS UWB LNA using transformer matching techniqueDong Hun Shin, / Yue, C. Patrick / Jaejin Park, et al. | 2007
- 99
-
A 1.5dB NF, 5.8GHz CMOS low-noise amplifier with on-chip matchingDuster, J. S. / Taylor, S. S. / Zhan, J. H. C. et al. | 2007
- 103
-
A CMOS linear-in-dB high-linearity variable-gain amplifier for UWB receiversChan Tat Fu, / Howard Luong, et al. | 2007
- 107
-
A 0.18-μm CMOS 16-GHz varactorless LC-VCO with 1.2-GHz tuning rangeChih-Hsiang Chang, / Ching-Yuan Yang, et al. | 2007
- 111
-
A 2.5-3.2GHz CMOS differentially-controlled continuously-tuned varactor-less LC-VCODeyi Pi, / Byung-Kwan Chun, / Payam Heydari, et al. | 2007
- 115
-
Non-contact 10% efficient 36 mW power delivery using on-chip inductor in 0.18-micrometer CMOSYuan, Yuxiang / Yoshida, Y. / Kuroda, T. et al. | 2007
- 115
-
Non-contact 10% efficient 36mW power delivery using on-chip inductor in 0.18-μm CMOSYuan Yuxiang, / Yoichi Yoshida, / Tadahiro Kuroda, et al. | 2007
- 119
-
High efficiency CMOS rectifier circuit with self-Vth-cancellation and power regulation functions for UHF RFIDsKoji Kotani, / Takashi Ito, et al. | 2007
- 123
-
A fully integrated wireless power supply for pinless active RFID-devices in 130nm CMOSDe Roover, Christophe / Steyaert, Michiel et al. | 2007
- 127
-
A 2Gb/s bi-directional inter-chip data transceiver with differential inductors for high density inductive channel arrayYoichi Yoshida, / Noriyuki Miura, / Tadahiro Kuroda, et al. | 2007
- 131
-
Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling linkKiichi Niitsu, / Yasufumi Sugimori, / Yoshinori Kohama, / Kenichi Osada, / Naohiko Irie, / Hiroki Ishikuro, / Tadahiro Kuroda, et al. | 2007
- 135
-
An EPC Gen 2 compatible passive/semi-active UHF RFID transponder with embedded FeRAM and temperature sensorShiho Kim, / Jung-Hyun Cho, / Hyun-Sik Kim, / Haksoo Kim, / Hee-Bok Kang, / Suk-Kyung Hong, et al. | 2007
- 139
-
Recent business model and technology trends and their impact on the semiconductor industryJackson Hu, et al. | 2007
- 143
-
Convergence and divergence in parallel for the ubiquitous eraSatoru Ito, et al. | 2007
- 144
-
A 180-Mb/s to 3.2-Gb/s, continuous-rate, fast-locking CDR without using external reference clockMoon-Sang Hwang, / Sang-Yoon Lee, / Jeong-Kyoum Kim, / Suhwan Kim, / Deog-Kyoon Jeong, et al. | 2007
- 148
-
A 26.5–37.5 GHz frequency divider and a 73-GHz-BW CML buffer in 0.13μm CMOSJeong-Kyoum Kim, / Jaeha Kim, / Sang-Yoon Lee, / Suhwan Kim, / Deog-Kyoon Jeong, et al. | 2007
- 152
-
A quad 1–10Gb/s serial transceiver in 90nm CMOSHan Bi, / Yehui Sun, / Kai Lei, / Zixin Wu, / Xinqing Chen, / Song Gao, / Junning Wang, / Yongyi Wu, / Hui Wang, et al. | 2007
- 156
-
A 2.5Gb/s ESD-protected dual-channel optical transceiver arrayJungwon Han, / Booyoung Choi, / Kangyeob Park, / Won Seok Oh, / Sung Min Park, et al. | 2007
- 160
-
A low-power current-mode transceiver with simultaneous data and clock transmission at 625Mb/s, 3 mW in 1.5 V for mobile applicationsTetsuhiro Ogino, / Takefumi Yoshikawa, / Makoto Nagata, et al. | 2007
- 164
-
A fully integrated 2.4GHz low IF CMOS transceiver for 802.15.4 ZigBee applicationsYun Seong Eo, / Hyun Jin Yu, / Seong-Sik Song, / Young Joon Ko, / Jae Young Kim, et al. | 2007
- 168
-
A low power CMOS transceiver for 915 MHz-band IEEE 802.15.4b standardNguyen, T.-K. / Kim, J. / Seong, N.-S. / Kim, N.-S. / Le, V.-H. / Duong, Q.-H. / Han, S.-K. / Lee, S.-G et al. | 2007
- 172
-
An NFC transceiver with RF-powered RFID transponder modeJung-Hyun Cho, / Jikon Kim, / Jae-Whan Kim, / Kyungil Lee, / Kwang-Duk Ahn, / Shiho Kim, et al. | 2007
- 176
-
A low power and high picture quality H.264/MPEG-4 video codec IP for HD mobile applicationsSeiji Mochizuki, / Tetsuya Shibayama, / Masaru Hase, / Fumitaka Izuhara, / Kazushi Akie, / Masaki Nobori, / Ren Imaoka, / Hiroshi Ueda, / Kazuyuki Ishikawa, / Hiromi Watanabe, et al. | 2007
- 180
-
A multi matrix-processor core architecture for real-time image processing SoCKatsuya Mizumoto, / Tetsushi Tanizaki, / Soichi Kobayashi, / Masami Nakajima, / Takayuki Gyohten, / Hiroyuki Yamasaki, / Hideyuki Noda, / Motoki Higashida, / Yoshihiro Okuno, / Kazutami Arimoto, et al. | 2007
- 184
-
A novel compression method for wireless image sensor nodeXinkai Chen, / Hanjun Jiang, / XiaoWen Li, / Zhihua Wang, et al. | 2007
- 188
-
A VGA 30-fps optical-flow processor core based on Pyramidal Lucas and Kanade algorithmHajime Ishihara, / Masayuki Miyama, / Yoshio Matsuda, / Yuichiro Murachi, / Yuki Fukuyama, / Ryo Yamamoto, / Junichi Miyakoshi, / Hiroshi Kawaguchi, / Masahiko Yoshimoto, et al. | 2007
- 192
-
1.8mW, hybrid-pipelined H.264/AVC decoder for mobile devicesSangkwon Na, / Woong Hwangbo, / Jaemoon Kim, / Seunghan Lee, / Chong-Min Kyung, et al. | 2007
- 196
-
A novel design of CAVLC decoder with low power considerationTsung-Han Tsai, / De-Lung Fang, et al. | 2007
- 200
-
An SoC based HW/SW co-design architecture for multi-standard audio decodingDajiang Zhou, / Peilin Liu, / Ji Kong, / Yunfei Zhang, / Bin He, / Ning Deng, et al. | 2007
- 204
-
A 512 mb 2-channel mobile DRAM (oneDRAM™) with shared memory arrayKyungwoo Nam, / Jung-Sik Kim, / Chi Sung Oh, / Hangu Sohn, / Dong Hyuk Lee, / Changho Lee, / Sooyoung Kim, / Jong-Wook Park, / Yongjun Kim, / Mijo Kim, et al. | 2007
- 208
-
SCR-based ESD protection for high bandwidth DRAMsMyounggon Kang, / Ki-Whan Song, / Hoeju Chung, / Jinyoung Kim, / Yeong-Taek Lee, / Changhyun Kim, et al. | 2007
- 212
-
A 65nm Pure CMOS one-time programmable memory using a two-port antifuse cell implemented in a matrix structureKensuke Matsufuji, / Toshimasa Namekawa, / Hiroaki Nakano, / Hiroshi Ito, / Osamu Wada, / Nobuaki Otsuka, et al. | 2007
- 216
-
A 250-MHz 1-Mbit embedded MRAM macro using 2T1MTJ cell with bitline separation and half-pitch shift architectureNoboru Sakimura, / Tadahiko Sugibayashi, / Ryusuke Nebashi, / Hiroaki Honjo, / Shinsaku Saito, / Yuko Kato, / Naoki Kasai, et al. | 2007
- 220
-
A 4-Mb MRAM macro comprising shared write-selection transistor cells and using a leakage-replication read schemeRyusuke Nebashi, / Noboru Sakimura, / Tadahiko Sugibayashi, / Naoki Kasai, et al. | 2007
- 224
-
A 0.05-mm2 110-μW 10-b self-calibrating successive approximation ADC core in 0.18-μm CMOSYasuhide Kuramochi, / Akira Matsuzawa, / Masayuki Kawabata, et al. | 2007
- 228
-
A 8-bit 500-KS/s low power SAR ADC for bio-medical applicationsYou-Kuang Chang, / Chao-Shiun Wang, / Chorng-Kuang Wang, et al. | 2007
- 232
-
An Adaptive ΣΔ modulator for multi-standard hand-held wireless devicesMorgado, Alonso / del Rio, Rocio / de la Rosa, Jose M. et al. | 2007
- 232
-
An adaptive Sigma Delta modulator for multi-standard hand-held wireless devicesMorgado, A. / Rio, R. del / Rosa, J.M. de la et al. | 2007
- 236
-
A 1V 10b 60MS/s Hybrid Opamp-Reset/Switched-RC pipelined ADCCarnes, Josh / Gil-Cho Ahn, / Un-Ku Moon, et al. | 2007
- 240
-
A 1.8V 36-mW 11-bit 80MS/s pipelined ADC using capacitor and opamp sharingNaga Sasidhar, / Youn-Jae Kook, / Seiji Takeuchi, / Koichi Hamashita, / Kaoru Takasuka, / Pavan Kumar Hanumolu, / Un-Ku Moon, et al. | 2007
- 244
-
A 0.026mm2 capacitance-to-digital converter for biotelemetry applications using a charge redistribution techniqueKota Tanaka, / Yasuhide Kuramochi, / Takashi Kurashina, / Kenichi Okada, / Akira Matsuzawa, et al. | 2007
- 248
-
Design and implementation of biomedical SoC for implantable cardioverter defibrillatorsKilhwan Kim, / Unsun Cho, / Yunho Jung, / Jaeseok Kim, et al. | 2007
- 252
-
A high efficiency AC-DC charge pump using feedback compensation techniqueXiao Wang, / Bowei Jiang, / Wenyi Che, / Na Yan, / Hao Min, et al. | 2007
- 256
-
Microelectromechanical (MEM) switch and inverter for digital IC applicationsWeon Wi Jang, / O Deuk Kwon, / Jeong Oen Lee, / Jun-Bo Yoon, et al. | 2007
- 260
-
A high S/N ratio and high full well capacity CMOS image sensor with active pixel readout feedback operationWoonghee Lee, / Nana Akahane, / Satoru Adachi, / Koichi Mizobuchi, / Shigetoshi Sugawa1, et al. | 2007
- 264
-
40 frames/sec 16×16 temperature probe array using 90nm 1V CMOS for on-line thermal monitoring on VLSI chipMasahiro Sasaki, / Takuro Inoue, / Makoto Ikeda, / Kunihiro Asada, et al. | 2007
- 268
-
A low-power DCT chip utilizing post-fabrication clock-timing adjustment with area reductions and adjustment speed enhancementsShinji Furuichi, / Yoshitaka Ueda, / Atsushi Wada, / Eiichi Takahashi, / Masahiro Murakawa, / Tatsuya Susa, / Tetsuya Higuchi, et al. | 2007
- 272
-
A 2.5V, 5mW UMTS and GSM dual mode decimation filter for sigma delta ADCChi Zhang, / Ofner, Erwin et al. | 2007
- 276
-
An anti-harmonic, programmable DLL-based frequency multiplier for dynamic frequency scalingKyunghoon Chung, / Jabeom Koo, / Soo-Won Kim, / Chulwoo Kim, et al. | 2007
- 280
-
An optimal design of high performance interface circuit with acoustic transducer modelYu-Chun Hsu, / Jen-Yi Chen, / Tamal Mukherjee, / Gary K. Fedder, et al. | 2007
- 284
-
A high-speed low-complexity two-parallel radix-24 FFT/IFFT processor for UWB applicationsHanho Lee, / Minhyeok Shin, et al. | 2007
- 288
-
A 622Mb/s BPSK demodulator with mixed-mode demodulation schemeDuho Kim, / Young-kwang Seo, / Hyunchin Kim, / Woo-young Choi, et al. | 2007
- 292
-
A low power baseband OFDM receiver IC for fixed WiMAX communicationChi-Chie Chang, / Chi-Hong Su, / Jen-Ming Wu, et al. | 2007
- 296
-
Backgate bias accelerator for 10ns-order sleep-to-active modes transition timeLevacq, David / Makoto Takamiya, / Takayasu Sakurai, et al. | 2007
- 300
-
A 0.67μW/MHz, 5ps jitter, 4 locking cycles, 65nm ADDLLJinn-Shyan Wang, / Chun-Yuan Cheng, / Yu-Chia Liu, / Yi-Ming Wang, et al. | 2007
- 304
-
Spread spectrum clock generatorPing-Ying Wang, / Shang-Ping Chen, et al. | 2007
- 308
-
A low spurious 14.4mW 1.8GHz CMOS FVC-based clock generator for portable SoC processorsGil-Su Kim, / Chulwoo Kim, / Soo-Won Kim, et al. | 2007
- 312
-
An all-digital reused-SAR delay-locked loop with adjustable duty cycleWei-Ming Lin, / Shen-Iuan Liu, et al. | 2007
- 316
-
A 0.13 micrometer hardware-efficient probabilistic-based noise-tolerant circuit design and implementation with 24.5 dB noise-immunity improvementWey, I-Chyn / Chen, You-Gang / Yu, Changhong / Chen, Jie / Wu, An-Yeu et al. | 2007
- 316
-
A 0.13μm hardware-efficient probabilistic-based noise-tolerant circuit design and implementation with 24.5dB noise-immunity improvementI-Chyn Wey, / You-Gang Chen, / Changhong Yu, / Jie Chen, / An-Yeu et al. | 2007
- 320
-
A GHz-digital clock jitters in time and frequencyKim, Daeik D. / Jonghae Kim, / Choongyeun Cho, / Daihyun Lim, et al. | 2007
- 324
-
A 0.55-V 25-GHz transformer-coupled frequency divider with quadrature outputsCheng Shen, / Luong, Howard C. et al. | 2007
- 328
-
A 1V 1.7mW 25GHz transformer-feedback divide-by-3 frequency divider with quadrature outputsSujiang Rong, / Luong, Howard C. et al. | 2007
- 332
-
A 470-μw multi-modulus injection-locked frequency divider with division ratio of 2, 3, 4, 5 and 6 in 0.13-μm CMOSJoonhee Lee, / Seonghwan Cho, et al. | 2007
- 336
-
4.8GHz CMOS frequency multiplier with subharmonic pulse-injection lockingTakano, Kyoya / Motoyoshi, Mizuki / Fujishima, Minoru et al. | 2007
- 340
-
A 24-GHz divide-by-4 injection-locked frequency divider in 0.13-μm CMOS technologyChung-Chun Chen, / Chi-Hsueh Wang, / Bo-Jr Huang, / Hen-Wai Tsao, / Huei Wang, et al. | 2007
- 344
-
A 66–72 GHz divide-by-3 injection-locked frequency divider in 0.13-μm CMOS technologyChi-Hsueh Wang, / Chung-Chun Chen, / Ming-Fong Lei, / Mei-Chen Chuang, / Huei Wang, et al. | 2007
- 348
-
A 130 nm CMOS 6-bit full nyquist 3GS/s DACPalmers, Pieter / Xu Wu, / Steyaert, Michiel et al. | 2007
- 352
-
A 10-bit binary-weighted DAC with digital background LMS calibrationDing-Lan Shen, / Yuan-Chun Lai, / Tai-Cheng Lee, et al. | 2007
- 356
-
A 14-bit 100-MS/s digitally calibrated binary-weighted current-steering CMOS DAC without calibration ADCYusuke Ikeda, / Frey, Matthias / Akira Matsuzawa, et al. | 2007
- 360
-
Dynamic Voltage and Frequency Scaling (DVFS) scheme for multi-domains power managementJeabin Lee, / Byeong-Gyu Nam, / Hoi-Jun Yoo, et al. | 2007
- 364
-
A capacitor-free fast-transient-response LDO with dual-loop controlled pathsJiann-Jong Chen, / Fong-Cheng Yang, / Che-Min Kung, / Bao-Peng Lai, / Yuh-Shyan Hwang, et al. | 2007
- 368
-
Offset-compensated operational amplifier for gray voltage generation of 262,144 color QVGA LCD driver ICJong-Sun Kim, / Won-Hyo Lee, et al. | 2007
- 372
-
A 195mW, 9.1MVertices/s fully programmable 3D graphics processor for low power mobile devicesJeong-Ho Woo, / Ju-Ho Sohn, / Hyejung Kim, / Jongcheol Jeong, / Euljoo Jeong, / Suk-Joong Lee, / Hoi-Jun Yoo, et al. | 2007
- 376
-
A 28.5mW 2.8GFLOPS floating-point multifunction unit for handheld 3D graphics processorsByeong-Gyu Nam, / Hoi-Jun Yoo, et al. | 2007
- 380
-
A Field-programmable VLSI based on an asynchronous bit-serial architectureMasanori Hariyama, / Shota Ishihara, / Chang Chia Wei, / Michitaka Kameyama, et al. | 2007
- 384
-
MuCCRA chips: Configurable dynamically-reconfigurable processorsHideharu Amano, / Yohei Hasegawa, / Satoshi Tsutsumi, / Takuro Nakamura, / Takashi Nishimura, / Vasutan Tanbunheng, / Aepu Parimala, / Toru Sano, / Masaru Kato, et al. | 2007
- 388
-
A reconfigurable microcomputer system with PA3 (Programmable Autonomous Address-control-memory Architecture)Kawamura, Y. et al. | 2007
- 392
-
Power dissipation of the network-on-chip in a system-on-chip for MPEG-4 video encodingMilojevic, Dragomir / Montperrus, Luc / Verkest, Diederik et al. | 2007
- 396
-
A 3.125 Gbps CMOS fully integrated optical receiver with adaptive analog equalizerWei-Zen Chen, / Shih-Hao Huang, / Guo-Wei Wu, / Chuan-Chang Liu, / Yang-Tung Huang, / Chin-Fong Chiu, / Wen-Hsu Chang, / Ying-Zong Juang, et al. | 2007
- 400
-
A 10Gb/s burst-mode transimpedance amplifier in 0.13μm CMOSHong-Lin Chu, / Shen-Iuan Liu, et al. | 2007
- 400
-
A 10 Gb/s burst-mode transimpedance amplifier in 0.13 micrometer CMOSChu, Hong-Lin / Liu, Shen-Iuan et al. | 2007
- 404
-
A passive filter for 10-Gb/s analog equalizer in 0.18-micrometer CMOS technologyLu, Jian-Hao / Luo, Chi-Lun / Liu, Shen-Iuan et al. | 2007
- 404
-
A passive filter for 10-Gb/s analog equalizer in 0.18-μm CMOS technologyJian-Hao Lu, / Chi-Lun Luo, / Shen-Iuan Liu, et al. | 2007
- 408
-
A 1 GHz OTA-based low-pass filter with a high-speed automatic tuning schemeTien-Yu Lo, / Chung-Chih Hung, et al. | 2007
- 412
-
An 18-mW two-stage CMOS transimpedance amplifier for 10 Gb/s optical applicationChao-Yung Wang, / Chao-Shiun Wang, / Chorng-Kuang Wang, et al. | 2007
- 416
-
10 GSamples/s, 4-bit, 1.2V, design-for-testability ADC and DAC in 0.13µm CMOS technologySheng-Chuan Liang, / Ding-Jyun Huang, / Chen-Kang Ho, / Hao-Chiao Hong, et al. | 2007
- 420
-
A 3-bit 20GS/s interleaved flash analog-to-digital converter in SiGe technologyYuan Yao, / Xuefeng Yu, / Dayu Yang, / Foster Dai, / J., David Irwin / Jaeger, Richard C. et al. | 2007
- 424
-
Fine and wide frequency tuning digital controlled oscillators utilizing capacitance position sensitivity in distributed resonatorsWin Chaivipas, / Takeshi Ito, / Takashi Kurashina, / Kenichi Okada, / Akira Matsuzawa, et al. | 2007
- 428
-
A 3.3 GHz LC-based digitally controlled oscillator with 5kHz frequency resolutionJingcheng Zhuang, / Qingjin Du, / Tad Kwasniewski, et al. | 2007
- 432
-
A 9 GHz dual-mode digitally controlled oscillator for GSM/UMTS transceivers in 65 nm CMOSChen, Y. / Neubauer, V. / Liu, Y. / Vollenbruch, U. / Wicpalek, C. / Mayer, T. / Neurauter, B. / Maurer, L. / Boos, Z. et al. | 2007
- 436
-
A 0.8-V CMOS quadrature LC VCO using capacitive couplingChan Tat Fu, / Howard C., et al. | 2007
- 436
-
CMOS quadrature LC VCO using capacitive couplingFu, Chan-Tat / Luong, H.C. et al. | 2007
- 440
-
A wideband fractional-N frequency synthesizer with linearized coarse-tuned VCO for UHF/VHF mobile broadcasting tunersJaewook Shin, / Jongsik Kim, / Seungsoo Kim, / Jeongki Choi, / Namheung Kim, / Yun Seong Eo, / Hyunchol Shin, et al. | 2007
- 444
-
A 100kHz – 20MHz reconfigurable nauta gm-C biquad low-pass filter in 0.13µm CMOSCrombez, Pieter / Craninckx, Jan / Steyaert, Michiel et al. | 2007
- 448
-
An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay lineChao-Chyun Chen, / Shen-Iuan Liu, et al. | 2007
- 452
-
A 500-MHz ΣΔ phase-interpolation direct digital synthesizerFinateu, Thomas / Miro-Panades, Ivan / Boissieres, Fabrice / Begueret, Jean-Baptiste / Deval, Yann / Belot, Didier / Badets, Franck et al. | 2007
- 456
-
A 5.5-GHz 16-mW fast-locking frequency synthesizer in 0.18-micrometer CMOSChiu, Wei-Hao / Chan, Tai-Shun / Lin, Tsung-Hsien et al. | 2007
- 456
-
A 5.5-GHz 16-mW fast-locking frequency synthesizer in 0.18-μm CMOSWei-Hao Chiu, / Tai-Shun Chan, / Tsung-Hsien Lin, et al. | 2007
- 460
-
Low power wide range duty cycle corrector based on pulse shrinking/stretching mechanismChen, Poki / Chen, Shi-Wei / Lai, Juan-Shan et al. | 2007
- 460
-
A low power wide tange duty cycle corrector based on pulse shrinking/stretching mechanismPoki Chen, / Shi-Wei Chen, / Juan-Shan Lai, et al. | 2007
- 464
-
A novel ultra low power temperature sensor for UHF RFID tag chipZhou Shenghua, / Wu Nanjian, et al. | 2007