Improved delay measurement method in FPGA based on transition probability (Englisch)
- Neue Suche nach: Wong, Justin S.J.
- Neue Suche nach: Cheung, Peter Y.K.
- Neue Suche nach: Wong, Justin S.J.
- Neue Suche nach: Cheung, Peter Y.K.
In:
FPGA, ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 19
;
163-172
;
2011
-
ISBN:
- Aufsatz (Konferenz) / Print
-
Titel:Improved delay measurement method in FPGA based on transition probability
-
Beteiligte:Wong, Justin S.J. ( Autor:in ) / Cheung, Peter Y.K. ( Autor:in )
-
Erschienen in:
-
Verlag:
- Neue Suche nach: ACM - Association for Computing Machinery
-
Erscheinungsort:New York
-
Erscheinungsdatum:2011
-
Format / Umfang:10 Seiten, 18 Bilder, 1 Tabelle, 17 Quellen
-
ISBN:
-
DOI:
-
Medientyp:Aufsatz (Konferenz)
-
Format:Print
-
Sprache:Englisch
-
Schlagwörter:
-
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 5
-
Comparing FPGA vs. custom CMOS and the impact on processor microarchitectureWong, Henry / Betz, Vaughn / Rose, Jonathan et al. | 2011
- 15
-
VEGAS: Soft vector processor with scratchpad memoryChou, Christopher H. / Liu, Zhiduo / Severance, Aaron / Sant, Saurabh / Brant, Alex D. / Lemieux, Guy et al. | 2011
- 41
-
Tore: Towards an open-source tool flowSteiner, Neil / Couch, Jacob / Wood, Aaron / Athanas, Peter / Shojaei, Hamid / French, Matthew et al. | 2011
- 45
-
FPGASort: A high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sortingKoch, Dirk / Torresen, Jim et al. | 2011
- 65
-
Eliminating the memory bottleneck: An FPGA-based solution for 3D reverse time migrationFu, Haohuan / Clapp, Robert G. et al. | 2011
- 75
-
A platform for high level synthesis of memory-intensive image processing algorithmsPapenfuss, Tim / Michel, Holger et al. | 2011
- 87
-
A 65nm flash-based FPGA fabric optimized for low cost and powerGreene, Jonathan / Kaptanoglu, Sinan / Feng, Wenyi / Hecht, Volker / Landry, Joel / Li, Fei / Krouglyanskiy, Anton / Morosan, Mihai / Pevzner, Val et al. | 2011
- 97
-
CoRAM: An in-fabric memory architecture for FPGA-based computingChung, Eric S. / Hoe, James C. / Mai, Ken et al. | 2011
- 123
-
A CAD framework for MALIBU: An FPGA with time-multiplexed coarse-grained elementsGrant, David / Wang, Chris / Lemieux, Guy G.F. et al. | 2011
- 133
-
Line-level incremental reSynthesis techniques for FPGAsChen, Doris / Singh, Deshanand et al. | 2011
- 143
-
Towards scalable FPGA CAD through architectureChin, Scott Y.L. / Wilton, Steven J.E. et al. | 2011
- 153
-
Scalable and deterministic timing-driven parallel placement for FPGAsWang, Chris / Lemieux, Guy G.F. et al. | 2011
- 163
-
Improved delay measurement method in FPGA based on transition probabilityWong, Justin S.J. / Cheung, Peter Y.K. et al. | 2011
- 189
-
Building a multi-FPGA virtualized restricted Boltzmann machine architecture using embedded MPILo, Charles / Chow, Paul et al. | 2011
- 219
-
Exploration of FPGA interconnect for the design of unconventional antennasTavaragiri, Abhay / Couch, Jacob / Athanas, Peter et al. | 2011
- 227
-
Architecture description and packing for logic blocks with hierarchy, modes and complex interconnectLuu, Jason / Anderson, Jason / Rose, Jonathan et al. | 2011
- 237
-
Reducing the pressure on routing resources of FPGAs with generic logic chainsParandeh-Afshar, Hadi / Brisk, Philip / Zgheib, Grace / Ienne, Paolo et al. | 2011
- 247
-
Co-synthesis of FPGA-based application-specific floating point SIMD acceleratorsHagiescu, Andrei / Wong, Weng-Fai et al. | 2011
- 257
-
Memory-efficient and scalable virtual routers using FPGALe, Hoang / Ganegedara, Thilan / Prasanna, Viktor K. et al. | 2011