Worst case number of terms in symmetric multiple-valued functions (Englisch)
- Neue Suche nach: Butler, J.T.
- Neue Suche nach: Schueller, K.A.
- Neue Suche nach: Butler, J.T.
- Neue Suche nach: Schueller, K.A.
In:
Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic
;
94-101
;
1991
-
ISBN:
- Aufsatz (Konferenz) / Print
-
Titel:Worst case number of terms in symmetric multiple-valued functions
-
Weitere Titelangaben:Eine symmetrische mehrwertige Funktion, realisiert durch Trennung elementarer symmetrischer Funktionen
-
Beteiligte:Butler, J.T. ( Autor:in ) / Schueller, K.A. ( Autor:in )
-
Erschienen in:
-
Verlag:
- Neue Suche nach: IEEE Comput. Soc. Press
-
Erscheinungsort:Los Alamitos
-
Erscheinungsdatum:1991
-
Format / Umfang:8 Seiten, 8 Quellen
-
ISBN:
-
DOI:
-
Medientyp:Aufsatz (Konferenz)
-
Format:Print
-
Sprache:Englisch
-
Schlagwörter:
-
Datenquelle:
Inhaltsverzeichnis Konferenzband
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 0_1
-
Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic (Cat. No.91CH3009-8)| 1991
- 2
-
Reasoning about digital systemsWojcik, A.S. et al. | 1991
- 8
-
Design of a set logic network based on frequency multiplexing and its applications to image processingYuminaka, Y. / Aoki, T. / Higuchi, T. et al. | 1991
- 16
-
A multiple-valued logic array VLSI based on two-transistor delta literal circuit and its application to real-time reasoning systemsHanyu, T. / Kojima, Y. / Higuchi, T. et al. | 1991
- 24
-
A floating-gate-MOS-based multiple-valued associative memoryHanyu, T. / Higuchi, T. et al. | 1991
- 32
-
Application of multi-zero artificial neural network to the design of an m-valued digital multiplierHu, C.L.J. et al. | 1991
- 40
-
Multiple-valued generalized Reed-Muller formsSchafer, I. / Perkowski, M.A. et al. | 1991
- 49
-
A non-commutative multiple-valued logicBignall, R.J. et al. | 1991
- 55
-
On the complexity of enumerations for multiple-valued Kleenean functions and unate functionsHata, Y. / Yuhara, M. / Miyawaki, F. / Yamato, K. et al. | 1991
- 63
-
Fundamental properties of Kleene-Stone logic functionsTakagi, N. / Mukaidono, M. et al. | 1991
- 72
-
A formal semantical approach to fuzzy logicGodo, L. / Esteva, F. / Garcia, P. / Agusti-Cullell, J. et al. | 1991
- 80
-
Topological soft algebra for the S5-modal fuzzy logicNakamura, A. et al. | 1991
- 85
-
Recognition of circle form using fuzzy sequential systemWatanabe, T. / Matsumoto, M. et al. | 1991
- 94
-
Worst case number of terms in symmetric multiple-valued functionsButler, J.T. / Schueller, K.A. et al. | 1991
- 102
-
Quarternary cyclic AN codes for burst error correctionOkura, Y. / Shimada, R. / Hasegawa, T. et al. | 1991
- 110
-
On the maximum size of the terms in the realization of symmetric functionsTosic, R. / Stojmenovic, I. / Miyakawa, M. et al. | 1991
- 120
-
VLSI fuzzy chip and inference accelerator board systemsWatanabe, H. / Symon, J.R. / Dettloff, W.D. / Yount, K.E. et al. | 1991
- 130
-
The design of current mode CMOS multiple-valued circuitsChang, Y. / Butler, J.T. et al. | 1991
- 139
-
Synthesis of current-mode pass transistor networksIshizuka, O. / Takarabe, H. / Tang, Z. / Matsumoto, H. et al. | 1991
- 147
-
On the synthesis of 4-valued current mode CMOS circuitsLei, K. / Vranesic, Z.G. et al. | 1991
- 158
-
Testability analysis of CMOS ternary circuitsRozon, C. / Mouftah, H.T. et al. | 1991
- 166
-
On the implementation of set-valued non-Boolean switching functionsReischer, C. / Simovici, D.A. et al. | 1991
- 173
-
Design of interconnection-free biomolecular computing systemAoki, T. / Kameyama, M. / Higuchi, T. et al. | 1991
- 182
-
A decade of spectral techniquesMoraga, C. et al. | 1991
- 190
-
Multiple peak resonant tunneling diode for multi-valued memoryWei, S.J. / Lin, H.C. et al. | 1991
- 196
-
A bi-directional current-mode CMOS multiple valued logic memory circuitCurrent, K.W. / Hurlston, M.E. et al. | 1991
- 203
-
Proposed CMOS VLSI implementation of an electronic neuron using multivalued signal processingTaheri, B.A. et al. | 1991
- 210
-
Theory of grounded current switches and quaternary III circuitsWu, X. / Deng, X. et al. | 1991
- 218
-
The abnormality predicateNeufeld, E. et al. | 1991
- 225
-
Undecidability in the completion of truth-function logicWroblewski, F.J. et al. | 1991
- 230
-
Improving tableau deductions in multiple-valued logicsMurray, N.V. / Rosenthal, E. et al. | 1991
- 238
-
Uniform notation of tableau rules for multiple-valued logicsHahnle, R. et al. | 1991
- 248
-
Theory and uses of Post algebras of order omega + omega *. IIEpstein, G. / Rasiowa, H. et al. | 1991
- 255
-
NPN calculi: a family of three strict Q-algebrasZhang, W.R. et al. | 1991
- 262
-
A note on minimal partial clonesBorner, F. / Haddad, L. / Poschel, R. et al. | 1991
- 270
-
A transformation of multiple-valued input two-valued output functions and its application to simplification of exclusive-or sum-of-products expressionsSasao, T. et al. | 1991
- 280
-
On the maximum number of implicants needed to cover a multiple-valued logic function using window literalsDueck, G.W. / Rees, G.H.J. van et al. | 1991
- 287
-
Parallel algorithms for minimizing multiple-valued programmable logic arraysTirumalai, P.P. / Vadakkencherry, V.G. et al. | 1991
- 298
-
Post relation algebras and their proof systemOrlowska, E. et al. | 1991
- 308
-
An equational logic approach for mapping/multiple-valued rule-based expert systems into hardware specification rulesRine, D.C. et al. | 1991
- 316
-
A general-purpose inference processor for real-time intelligent controllers using systolic arraysLucas, C. / Turksen, I.D. / Smith, K.C. et al. | 1991
- 322
-
An algorithm for the solution of multi-valued logic programmingTsuchiya, Y. et al. | 1991
- 330
-
Multiple-valued current-mode arithmetic circuits based on redundant positive-digit number representationsKawahito, S. / Mizuno, K. / Nakamura, T. et al. | 1991
- 340
-
Spectral techniques for multiple valued logic circuitsDamarla, T.R. / Hossain, F. et al. | 1991
- 348
-
Optimization of fuzzy logic implementationChiueh, T. et al. | 1991
- 356
-
A fuzzy logic function generator (FLUG) implemented with current mode CMOS circuitsSasaki, M. / Ueno, F. et al. | 1991
- 364
-
An investigation into the implementation costs of residue and high radix arithmeticYang, C. / Lu, H.C. / Gilbert, D.E. et al. | 1991
- 372
-
A comparative study of programmable realization techniques of multi-valued multi-threshold functionsAbd-El-Barr, M.N. / Choy, H. / Jain, A.K. / Bolton, R.I. et al. | 1991