A 23‐ to 28‐GHz 5‐bit switch‐type phase shifter with 1‐bit calibration based on optimized ABCD matrix design methods for 5G MIMO system in 0.15‐μm GaAs (Englisch)
- Neue Suche nach: Zhang, Zhiyang
- Neue Suche nach: Nie, Lihe
- Neue Suche nach: Zhang, Jincheng
- Neue Suche nach: Wu, Tianxiang
- Neue Suche nach: Chen, Yong
- Neue Suche nach: Ren, Junyan
- Neue Suche nach: Ma, Shunli
- Neue Suche nach: Zhang, Zhiyang
- Neue Suche nach: Nie, Lihe
- Neue Suche nach: Zhang, Jincheng
- Neue Suche nach: Wu, Tianxiang
- Neue Suche nach: Chen, Yong
- Neue Suche nach: Ren, Junyan
- Neue Suche nach: Ma, Shunli
In:
International Journal of Circuit Theory and Applications
;
50
, 6
;
1834-1854
;
2022
- Aufsatz (Zeitschrift) / Elektronische Ressource
-
Titel:A 23‐ to 28‐GHz 5‐bit switch‐type phase shifter with 1‐bit calibration based on optimized ABCD matrix design methods for 5G MIMO system in 0.15‐μm GaAs
-
Beteiligte:Zhang, Zhiyang ( Autor:in ) / Nie, Lihe ( Autor:in ) / Zhang, Jincheng ( Autor:in ) / Wu, Tianxiang ( Autor:in ) / Chen, Yong ( Autor:in ) / Ren, Junyan ( Autor:in ) / Ma, Shunli ( Autor:in )
-
Erschienen in:International Journal of Circuit Theory and Applications ; 50, 6 ; 1834-1854
-
Verlag:
-
Erscheinungsdatum:01.06.2022
-
Format / Umfang:21 pages
-
ISSN:
-
DOI:
-
Medientyp:Aufsatz (Zeitschrift)
-
Format:Elektronische Ressource
-
Sprache:Englisch
-
Schlagwörter:
-
Datenquelle:
Inhaltsverzeichnis – Band 50, Ausgabe 6
Zeige alle Jahrgänge und Ausgaben
Die Inhaltsverzeichnisse werden automatisch erzeugt und basieren auf den im Index des TIB-Portals verfügbaren Einzelnachweisen der enthaltenen Beiträge. Die Anzeige der Inhaltsverzeichnisse kann daher unvollständig oder lückenhaft sein.
- 1817
-
A PVT power immune compact 65 nm CMOS CSP design with a leakage current compensation feedback for CdZnTe/CdTe sensors dedicated to PET applicationsYannick Hertz, Pancha / Kamdem Jerome, Folla / Sidze Laure Vanessa, Noumbissi / Tafo Evariste, Wembe / Zobo Bernard, Essimbi et al. | 2022
- 1834
-
A 23‐ to 28‐GHz 5‐bit switch‐type phase shifter with 1‐bit calibration based on optimized ABCD matrix design methods for 5G MIMO system in 0.15‐μm GaAsZhang, Zhiyang / Nie, Lihe / Zhang, Jincheng / Wu, Tianxiang / Chen, Yong / Ren, Junyan / Ma, Shunli et al. | 2022
- 1855
-
A 60‐GHz low‐noise amplifier with +7.258‐dBm third‐order input intercept point using current reuse feedforward distortion cancellation for 5G emerging communicationVeerasamy, Thenmozhi / Manickam, Bhaskar et al. | 2022
- 1876
-
130‐nm BiCMOS design of low‐pass negative group delay integrated RL‐circuitRavelo, Blaise / Rahajandraibe, Wenceslas / Guerin, Mathieu / Agnus, Benoît / Thakur, Preeti / Thakur, Atul et al. | 2022
- 1890
-
A new harmonic tuned class E power amplifier based on waveform analysisYang, Wanghong / Luo, Yonglun / Xuan, Danlei / Chang, Rong / Hong, Guoping et al. | 2022
- 1907
-
Synthesis of wideband bulk acoustic wave coupled resonator filter combined with lumped componentsLi, Qingwen / Li, Xiuping / Xie, Yuqiang / Cao, Zheyan / Dong, Jiarui et al. | 2022
- 1922
-
Analysis of single input dual output buck converter with reduced cross regulation using decoupled sliding mode control strategyNanthagopal, Sowrirajan / Andy, Srinivasan et al. | 2022
- 1946
-
Non‐isolated high step‐up DC/DC converter for low‐voltage distributed power systems based on the quadratic boost converterKarimi Hajiabadi, Mostafa / Lahooti Eshkevari, Alireza / Mosallanejad, Ali / Salemnia, Ahmad et al. | 2022
- 1965
-
Sensorless voltage balancing method for modular multilevel converterGobburi, Hari Babu / Borghate, Vijay B. / Meshram, Prafullachandra M. et al. | 2022
- 1998
-
High‐gain single‐switch single‐input dual‐output DC‐DC converter with reduced switching stressKrishna, Bekkam / Uma Maheswar Rao, P. / Karthikeyan, V. et al. | 2022
- 2016
-
An any‐unit‐to‐any‐unit method for hybrid‐structured voltage equalizer in series‐connected battery/super‐capacitor stringsDu, Guangjian / Zhang, Guidong / Yu, Samson S. / Iu, Herbert H. C. / Lin, Weiqun / Le, Weiping / Zhang, Yun et al. | 2022
- 2035
-
Fully integrated switched‐inductor switched‐capacitor dual‐path DC–DC converterMeshkat, Amin / Dehghani, Rasoul / Farzanehfard, Hosein et al. | 2022
- 2055
-
A non‐isolated high voltage gain DC–DC converter based hybrid switched LC network for renewable energy applicationsAlsolami, Mohammed / Allehyani, Ahmed et al. | 2022
- 2075
-
Evaluation of a grid‐connected reduced‐component boost multilevel inverter (BMLI) topologyDebela, Tamiru / Singh, Jiwanjot / Sood, Vijay K. et al. | 2022
- 2108
-
Collaborative state estimation of lithium‐ion battery based on multi‐time scale low‐pass filter forgetting factor recursive least squares ‐ double extended Kalman filtering algorithmLong, Tao / Wang, Shunli / Cao, Wen / Ren, Pu / He, Mingfang / Fernandez, Carlos et al. | 2022
- 2128
-
A novel voltage boosting switched‐capacitor 19‐level inverter with reduced component countTayyab, Mohammad / Sarwar, Adil / Hussan, Md Reyaz / Murshid, Shadab / Tariq, Mohd / Alamri, Basem et al. | 2022
- 2150
-
A non‐isolated switched inductor‐capacitor cell based multiple high voltage gain DC‐DC boost converterPadala, Lakshmi Santosh Kumar Reddy / Yeddula, Pedda Obulesu et al. | 2022
- 2175
-
Hybrid soft switching DC–DC boost converterYeşilyurt, Hüseyin et al. | 2022
- 2190
-
Memristor‐based logic gate and its application in pulse train controlled Buck converterLi, Zhaokun / Yu, Dongsheng / Ye, Zongbin / Iu, Herbert H. C. / Fernando, Tyrone et al. | 2022
- 2210
-
Comb decimator design based on symmetric polynomials with roots on the unit circle: Two‐stage multiplierless design and improved magnitude characteristicJovanovic Dolecek, Gordana et al. | 2022
- 2228
-
Structure‐induced low‐sensitivity design of sampled data and digital ladder filters using delta discrete‐time operatorKhoo, I‐Hung / Reddy, Haranatha (Hari) C. / Moschytz, George S. et al. | 2022
- 2252
-
Energy efficient approximate booth multipliers using compact error compensation circuit for mitigation of truncation errorAizaz, Zainab / Khare, Kavita et al. | 2022
- 2271
-
Shared reduced ordered binary decision diagram‐based thermal‐aware network synthesisDas, Apangshu / Kumar Singh, Vivek / Nath Pradhan, Sambhu et al. | 2022
- 2287
-
Corrigendum| 2022
-
Issue Information| 2022