Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors (English)
- New search for: Shacham, A.
- New search for: Bergman, K.
- New search for: Carloni, L.P.
- New search for: Shacham, A.
- New search for: Bergman, K.
- New search for: Carloni, L.P.
In:
IEEE TRANSACTIONS ON COMPUTERS
;
57
, 9
;
1246-1260
;
2008
-
ISSN:
- Article (Journal) / Print
-
Title:Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors
-
Contributors:
-
Published in:IEEE TRANSACTIONS ON COMPUTERS ; 57, 9 ; 1246-1260
-
Publisher:
- New search for: IEEE INSTITUTE OF ELECTRICAL AND ELECTRONICS
-
Publication date:2008-01-01
-
Size:15 pages
-
ISSN:
-
Type of media:Article (Journal)
-
Type of material:Print
-
Language:English
- New search for: 621.38195 / 621.3
- Further information on Dewey Decimal Classification
-
Classification:
-
Source:
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Table of contents – Volume 57, Issue 9
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 1153
-
Introduction to the Special Section on Networks-on-ChipMarculescu, Radu et al. | 2008
- 1153
-
SPECIAL SECTION ON NETWORKS-ON-CHIP - Introduction to the Special Section on Networks-on-ChipMarculescu, R. et al. | 2008
- 1156
-
Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip NetworksShu-Yen Lin, / Chun-Hsiang Huang, / Chih-Hao Chao, / Keng-Hsien Huang, / An-Yeu Wu, et al. | 2008
- 1169
-
Adaptive Channel Buffers in On-Chip Interconnection Networks— A Power and Performance AnalysisKodi, A.K. / Sarathy, A. / Louri, A. et al. | 2008
- 1182
-
Concepts and Implementation of Spatial Division Multiplexing for Guaranteed Throughput in Networks-on-ChipLeroy, A. / Milojevic, D. / Verkest, D. / Robert, F. / Catthoor, F. et al. | 2008
- 1196
-
Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-ChipVitullo, F. / L'Insalata, N.E. / Petri, E. / Saponara, S. / Fanucci, L. / Casula, M. / Locatelli, R. / Coppola, M. et al. | 2008
- 1202
-
A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-ChipCota, E. / Kastensmidt, F.L. / Cassel, M. / Herve, M. / Almeida, P. / Meirelles, P. / Amory, A. / Lubaszewski, M. et al. | 2008
- 1216
-
Secure Memory Accesses on Networks-on-ChipFiorin, L. / Palermo, G. / Lukovic, S. / Catalano, V. / Silvano, C. et al. | 2008
- 1230
-
SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-ChipDan Zhao, / Yi Wang, et al. | 2008
- 1246
-
Photonic Networks-on-Chip for Future Generations of Chip MultiprocessorsShacham, A. / Bergman, K. / Carloni, L.P. et al. | 2008
- 1261
-
Efficient Exact Schedulability Tests for Fixed Priority Real-Time SystemsDavis, R.I. / Zabos, A. / Burns, A. et al. | 2008
- 1261
-
Real-Time Systems - Efficient Exact Schedulability Tests for Fixed Priority Real-Time SystemsDavis, R.I. et al. | 2008
- 1277
-
Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal ModelWei Huang, / Sankaranarayanan, K. / Skadron, K. / Ribando, R.J. / Stan, M.R. et al. | 2008
- 1277
-
Thermal Modeling - Accurate Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal ModelHuang, W. et al. | 2008
- 1289
-
Derivation of Reduced Test Vectors for Bit-Parallel Multipliers over GF(2^m)Rahaman, H. / Mathew, J. / Pradhan, D.K. / Jabir, A.M. et al. | 2008
- 1289
-
BRIEF CONTRIBUTIONS - Derivation of Reduced Test Vectors for Bit-Parallel Multipliers over GF(2m)Rahaman, H. et al. | 2008
- 1295
-
Silver Bullet Security Podcast Series| 2008
- 1296
-
Build Your Career in Computing| 2008
- 1296
-
Build Your Career in Computing [advertisement]| 2008
- c1
-
[Front cover]| 2008
- c2
-
[Inside front cover]| 2008
- c3
-
TC Information for authors| 2008
- c4
-
[Back cover]| 2008