Sixth Annual Workshop on Interaction Between Compilers and Computer Architectures : proceedings : Cambridge, Massachusetts, 3 February, 2002 (English)
- New search for: IEEE Computer Society
- New search for: IEEE Computer Society
2002
-
ISBN:
- Conference Proceedings / Electronic Resource
-
Title:Sixth Annual Workshop on Interaction Between Compilers and Computer Architectures : proceedings : Cambridge, Massachusetts, 3 February, 2002
-
Additional title:Interaction Between Compilers and Computer Architectures, 2002, proceedings, Sixth Annual Workshop on
INTERACT 2002
INTERACT-6 -
Contributors:
-
Conference:Workshop on Interaction between Compilers and Computer Architectures
-
Publisher:
- New search for: IEEE Computer Society
-
Place of publication:Los Alamitos, Calif
-
Publication date:2002
-
Size:1 Online-Ressource (vii, 111 pages)
-
Remarks:illustrations
"IEEE Computer Society order number PR01534"--Title page verso
Includes bibliographical references and index -
ISBN:
-
Type of media:Conference Proceedings
-
Type of material:Electronic Resource
-
Language:English
-
Keywords:
-
Source:
Table of contents conference proceedings
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 3
-
Compiling for fine-grain concurrency: planning and performing software thread integrationDean, A.G. et al. | 2002
- 15
-
Dynamically scheduling VLIW instructions with dependency informationSunghyun Jee, / Palaniappan, K. et al. | 2002
- 27
-
Accuracy of profile maintenance in optimizing compilersYoufeng Wu, et al. | 2002
- 39
-
Mastering startup costs in assembler-based compiled instruction-set simulationAmicel, R. / Bodin, F. et al. | 2002
- 45
-
On the predictability of program behavior using different input data setsWei Chung Hsu, / Howard Chen, / Pen Chung Yew, / Dong-Yuan Chen, et al. | 2002
- 57
-
Quantitative evaluation of the register stack engine and optimizations for future Itanium processorsWeldon, R.D. / Chang, S.S. / Hong Wang, / Hoflehner, G. / Wang, P.H. / Lavery, D. / Shen, J.P. et al. | 2002
- 60
-
A preliminary study on data allocation of on-chip dual memory banksJeonghun Cho, / Jinhwan Kim, / Yunheung Paek, et al. | 2002
- 68
-
A Study on Data Allocation of On-Chip Dual Memory BanksCho, J. / Kim, J. / Paek, Y. et al. | 2002
- 69
-
Code size efficiency in global scheduling for ILP processorsHuiyang Zhou, / Conte, T.M. et al. | 2002
- 91
-
Code compression by register operand dependencyLin, K. / Jyh-Jiun Shann, J. / Chung-Ping Chung, et al. | 2002
- 92
-
Code cache management schemes for dynamic optimizersHazelwood, K. / Smith, M.D. et al. | 2002
- 101
-
Author index| 2002
-
Proceedings Sixth Annual Workshop on Interaction between Compilers and Computer Architectures| 2002