A low-noise CMOS preamplifier operating at 4.2 K (English)
- New search for: Kleine, U.
- New search for: Bieger, J.
- New search for: Seifert, H.
- New search for: Kleine, U.
- New search for: Bieger, J.
- New search for: Seifert, H.
In:
IEEE Journal of Solid-State Circuits
;
29
, 8
;
921-926
;
1994
-
ISSN:
- Article (Journal) / Print
-
Title:A low-noise CMOS preamplifier operating at 4.2 K
-
Additional title:Ein bei 4,2 K arbeitender rauscharmer CMOS-Vorverstärker
-
Contributors:
-
Published in:IEEE Journal of Solid-State Circuits ; 29, 8 ; 921-926
-
Publisher:
-
Publication date:1994
-
Size:6 Seiten, 9 Bilder, 1 Tabelle, 11 Quellen
-
ISSN:
-
Coden:
-
DOI:
-
Type of media:Article (Journal)
-
Type of material:Print
-
Language:English
-
Keywords:
-
Source:
Table of contents – Volume 29, Issue 8
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 855
-
FOREWORD| 1994
- 857
-
A High-Frequency and High-Resolution Fourth Order Delta A/D Converter in BiCMOS TechnologyYin, G. / Sansen, W. et al. | 1994
- 857
-
A High-frequency and high-resolution fourth-order Sigma Delta A/D converter in BiCMOS technologyYin, G. / Sansen, W. et al. | 1994
- 857
-
A High-Frequency and High-Resolution Fourth Order SD A-D Converter in BiCMOS TechnologyYin, G. et al. | 1994
- 866
-
A 10-b 5-MS/s Successive Approximation ADC Cell Used in a 70-MS/s ADC Array in 1.2-m CMOSYuan, J. / Svensson, C. et al. | 1994
- 866
-
A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-micron CMOSYuan, J. / Svensson, C. et al. | 1994
- 866
-
A 10-b 5-MS-s Successive Approximation ADC Cell Used in a 70-MS-s ADC Array in 1.2-mm CMOSYuan, J. et al. | 1994
- 873
-
A 5 V, 6-b, 80 Ms-s BiCMOS Flash ADCReyhani, H. et al. | 1994
- 879
-
A 25-Ms-s 8-bit CMOS A-D Converter for Embedded ApplicationPelgrom, M.J.M. et al. | 1994
- 887
-
Two-Dimensional Power-Line Selection Scheme for Low Subthreshold-Current Multi-Gigabit DRAM'sSakata, T. et al. | 1994
- 895
-
Smart-Pixel Cellular Neural Networks in Analog Current-Mode CMOS TechnologyEspejo, S. et al. | 1994
- 906
-
A four channel CMOS codec filter circuit 'SICOFI-4'Tiefenbacher, M. / Caldera, P. / Dielacher, F. / Hauptmann, J. / Steiner, M. et al. | 1994
- 906
-
A Four Channel CMOS Codec Filter Circuit "SICOFI(R)-4"Tiefenbacher, M. et al. | 1994
- 914
-
A 4-7 kHz Audio Bandwidth Selectable Digital Phone Interface (DPI) Chip with On-Chip Analog Functions and ModemHaspeslagh, D. et al. | 1994
- 921
-
A Low-Noise CMOS Preamplifier Operating at 4.2 KKleine, U. et al. | 1994
- 927
-
Programmable Switched-Current Wave Analog FiltersYufera, A. et al. | 1994
- 936
-
Switched-Opamp: An Approach to Realize Full CMOS Switched-Capacitor Circuits at Very Low Power Supply VoltagesCrols, J. et al. | 1994
- 943
-
A Low-Voltage Low-Power Fully-Integratable Automatic Gain Control for Hearing InstrumentsSerdijn, W.A. et al. | 1994
- 947
-
A Laser Control Chip Combining a Power Regulator and a 622-Mbit-s ModulatorØlgaard, C. et al. | 1994
- 952
-
A Multi-Purpose CMOS Sensor Interface for Low--Power ApplicationsWouters, P. et al. | 1994
- 957
-
A Monolithic Quad Line Driver for Industrial ApplicationsGariboldi, R. et al. | 1994
- 963
-
Smart Sensor Interface with A-D Conversion and Programmable CalibrationMalcovati, P. et al. | 1994
- 967
-
A 10-Bit Pipelined Switched-Current A-D ConverterMacq, D. et al. | 1994
- 972
-
A High-Speed Programmable CMOS Interface System Combining D-A Conversion and FIR FilteringHenriques, B.G. et al. | 1994
- 978
-
An Experimental High-Density DRAM Cell with a Built-in Gain StageKim, W. et al. | 1994
- 982
-
Precise Analog Synapse for Kohonen Feature MapsHeim, P. et al. | 1994
- 986
-
An 8-Bit Multitask Micropower RISC CorePerotto, J.-F. et al. | 1994
- 992
-
A Programmable Multi-Channel CMOS Pulser Chip to Drive Ultrasonic Array TransducersScales, N.R. et al. | 1994
- 995
-
7.5 GB/S monolithically integrated clock recovery circuit using PLL and 0.3-micron gate length quantum well HEMT'sWang, Z.G. / Berroth, M. / Nowotny, U. / Hofmann, P. / Hülsmann, A. / Köhler, K. / Raynor, B. / Schneider, J. et al. | 1994
- 995
-
7.5 GB/S Monolithically Integrated Clock Recovery Circuit Using PLL and 0.3-m Gate Length Quantum Well HEMT'sWang, Z.-G. / Berroth, M. / Nowotny, U. / Hofmann, P. et al. | 1994
- 995
-
7.5 GB-S Monolithically Integrated Clock Recovery Circuit Using PLL and 0.3-mm Gate Length Quantum Well HEMT'sWang, Z.-G. et al. | 1994
- 998
-
An Analog CMOS Front-End for a D2-MAC TV DecoderRedman-White, W. et al. | 1994
- 1002
-
CMOS Magnetic-Field Sensor SystemSprotte, A. et al. | 1994
- 1006
-
System Integration of Optical Devices and Analog CMOS AmplifiersBrass, E. et al. | 1994
- 1011
-
ICSICT ' 95 Fourth International Conference on Solid-State and Integrated-Circuit Technology| 1994