A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters (English)
- New search for: Lu, C.-W.
- New search for: Lu, C.-W.
- New search for: Huang, L.-C.
In:
IEEE journal of solid state circuits
;
43
, 2
; 371-378
;
2008
-
ISSN:
- Article (Journal) / Print
-
Title:A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters
-
Contributors:Lu, C.-W. ( author ) / Huang, L.-C.
-
Published in:IEEE journal of solid state circuits ; 43, 2 ; 371-378
-
Publisher:
- New search for: IEEE
-
Place of publication:New York, NY
-
Publication date:2008
-
ISSN:
-
ZDBID:
-
Type of media:Article (Journal)
-
Type of material:Print
-
Language:English
- New search for: 770/5670
- New search for: 53.55 / 33.72 / 53.56 / 53.51
- Further information on Basic classification
-
Keywords:
-
Classification:
-
Source:
Table of contents – Volume 43, Issue 2
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 309
-
Table of contents| 2008
- 311
-
New Associate EditorNauta, Bram et al. | 2008
- 312
-
A Clock-Less 10-bit Pipeline-Like A/D Converter for Self-Triggered SensorsPicolli, L. / Rossini, A. / Malcovati, P. / Maloberti, F. / Borghetti, F. / Baschirotto, A. et al. | 2008
- 321
-
A 1.8-V 22-mW 10-bit 30-MS/s Pipelined CMOS ADC for Low-Power Subsampling ApplicationsJian Li, / Xiaoyang Zeng, / Lei Xie, / Jun Chen, / Jianyun Zhang, / Yawei Guo, et al. | 2008
- 330
-
A 2.7-mW 2-MHz Continuous-Time SD Modulator With a Hybrid Active-Passive Loop FilterSong, T. et al. | 2008
- 330
-
A 2.7-mW 2-MHz continuous-time modulator with a hybrid active-passive loop filterSong, Tongyu / Cao, Zhiheng / Yan, Shouli et al. | 2008
- 330
-
A 2.7-mW 2-MHz Continuous-Time $\Sigma \Delta$ Modulator With a Hybrid Active–Passive Loop FilterTongyu Song, / Zhiheng Cao, / Shouli Yan, et al. | 2008
- 342
-
A 15-bit Linear 20-MS/s Pipelined ADC Digitally Calibrated With Signal-Dependent DitheringYun-Shiang Shu, / Bang-Sup Song, et al. | 2008
- 351
-
A Power-Optimized Continuous-Time DS ADC for Audio ApplicationsPavan, S. et al. | 2008
- 351
-
A Power Optimized Continuous-Time $\Delta \Sigma $ ADC for Audio ApplicationsShanthi Pavan, / Krishnapura, N. / Pandarinathan, R. / Sankar, P. et al. | 2008
- 361
-
A 0.9-V 60-mW 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic RangeRoh, J. et al. | 2008
- 361
-
A 0.9-V 60-$\mu{\hbox {W}}$ 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic RangeJeongjin Roh, / Sanho Byun, / Youngkil Choi, / Hyungdong Roh, / Yi-Gyeong Kim, / Jong-Kee Kwon, et al. | 2008
- 361
-
A 0.9-V 60-μW 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic RangeRoh, J. / Byun, S. / Choi, Y. / Roh, H. / Kim, Y.-G. / Kwon, J.-K. et al. | 2008
- 371
-
A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog ConvertersChih-Wen Lu, / Lung-Chien Huang, et al. | 2008
- 379
-
Fast-Lock Hybrid PLL Combining Fractional- $N$ and Integer-$N$ Modes of Differing BandwidthsKyoungho Woo, / Yong Liu, / Eunsoo Nam, / Donhee Ham, et al. | 2008
- 390
-
A Digital Calibration Technique for Charge Pumps in Phase-Locked SystemsChe-Fu Liang, / Shin-Hua Chen, / Shen-Iuan Liu, et al. | 2008
- 399
-
A High Linearity, Fast-Locking Pulsewidth Control Loop With Digitally Programmable Duty Cycle Correction for Wide Range OperationKuo-Hsing Cheng, / Chia-Wei Su, / Kai-Fei Chang, et al. | 2008
- 414
-
A Sub-Picosecond Resolution 0.5–1.5 GHz Digital-to-Phase ConverterHanumolu, P.K. / Kratyuk, V. / Gu-Yeon Wei, / Un-Ku Moon, et al. | 2008
- 425
-
A Wide-Tracking Range Clock and Data Recovery CircuitHanumolu, P.K. / Gu-Yeon Wei, / Un-Ku Moon, et al. | 2008
- 440
-
A 0.18-μm CMOS Balanced Amplifier for 24-GHz ApplicationsJin, J.-D. / Hsu, S.S.H. et al. | 2008
- 440
-
A 0.18-mm CMOS Balanced Amplifier for 24-GHz ApplicationsJin, J.-D. et al. | 2008
- 440
-
A 0.18-$\mu{\hbox {m}}$ CMOS Balanced Amplifier for 24-GHz ApplicationsJun-De Jin, / Hsu, S.S.H. et al. | 2008
- 446
-
A Low-Power SRAM Using Bit-Line Charge-RecyclingKeejong Kim, / Mahmoodi, H. / Roy, K. et al. | 2008
- 460
-
A Polar Modulator Using Self-Oscillating Amplifiers and an Injection-Locked Upconversion MixerLaflere, W. / Steyaert, M.S.J. / Craninckx, J. et al. | 2008
- 468
-
A Programmable Impedance Matching Circuit for Voiceband ModemsHershbarger, R.A. / Wenyan Jia, / Tey, K.M. / Fukahori, K. / Hurst, P.J. / Kapoor, M. et al. | 2008
- 477
-
A Millimeter-Wave CMOS Heterodyne Receiver With On-Chip LO and DividerRazavi, B. et al. | 2008
- 486
-
Sensitivity Degradation in a Tri-Band GSM BiCMOS Direct-Conversion Receiver Caused by Transient Substrate HeatingMattisson, S. / Hagberg, H. / Andreani, P. et al. | 2008
- 497
-
$\Delta \Sigma $ PLL Transmitter With a Loop-Bandwidth Calibration SystemAkamine, Y. / Kawabe, M. / Hori, K. / Okazaki, T. / Kasahara, M. / Tanaka, S. et al. | 2008
- 497
-
DS PLL Transmitter With a Loop-Bandwidth Calibration SystemAkamine, Y. et al. | 2008
- 507
-
High-Voltage Analog System for a Mobile NAND FlashYong Hoon Kang, / Jin-Kook Kim, / Sang Won Hwang, / Joon Young Kwak, / Jun-Yong Park, / Daeyong Kim, / Chan Ho Kim, / Jong Yeol Park, / Yong-Taek Jeong, / Jong Nam Baek, et al. | 2008
- 518
-
A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage ComputingTae-Hyoung Kim, / Liu, J. / Keane, J. / Kim, C.H. et al. | 2008
- 530
-
High-Speed and Low-Power Design Techniques for TCAM MacrosChao-Ching Wang, / Jinn-Shyan Wang, / Chingwei Yeh, et al. | 2008
- 541
-
A 20 Gb-s 1:4 DEMUX Without Inductors and Low-Power Divide-by-2 Circuit in 0.13 mm CMOS TechnologyKim, B.-G. et al. | 2008
- 541
-
A 20 Gb/s 1:4 DEMUX Without Inductors and Low-Power Divide-by-2 Circuit in 0.13 $\mu{\hbox {m}}$ CMOS TechnologyByung-Guk Kim, / Lee-Sup Kim, / Sangjin Byun, / Hyun-Kyu Yu, et al. | 2008
- 541
-
A 20 Gb/s 1:4 DEMUX Without Inductors and Low-Power Divide-by-2 Circuit in 0.13 μm CMOS TechnologyKim, B.-G. / Kim, L.-S. / Byun, S. / Yu, H.-K. et al. | 2008
- 541
-
A 20 Gb/s 1:4 DEMUX without inductors and low-power divide-by-2 circuit in 0.13 micrometer CMOS technologyKim, Byung-Guk / Kim, Lee-Sup / Byun, Sangjin / Yu, Hyun-Kyu et al. | 2008
- 550
-
On-Chip Measurement of Deep Metastability in SynchronizersJun Zhou, / Kinniment, D.J. / Dike, C.E. / Russell, G. / Yakovlev, A.V. et al. | 2008
- 558
-
A Precision Low-TC Wide-Range CMOS Current ReferenceSerrano, G. / Hasler, P. et al. | 2008
- 566
-
A 128 x 128 120 dB 15 ms Latency Asynchronous Temporal Contrast Vision SensorLichtsteiner, P. et al. | 2008
- 566
-
A 128$\times$ 128 120 dB 15 $\mu$s Latency Asynchronous Temporal Contrast Vision SensorLichtsteiner, P. / Posch, C. / Delbruck, T. et al. | 2008
- 566
-
A 128 x 128 120 dB 15 μs Latency Asynchronous Temporal Contrast Vision SensorLichtsteiner, P. / Posch, C. / Delbruck, T. et al. | 2008
- C1
-
[Front cover]| 2008
- C2
-
IEEE Journal of Solid-State Circuits publication information| 2008
- C3
-
IEEE Journal of Solid-State Circuits information for authors| 2008