Article 23 (21 pages) - Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm (English)
- New search for: Han, Y
- New search for: Han, Y
- New search for: Chakraborty, K
- New search for: Roy, S
- New search for: Kuntamukkala, V
In:
ACM transactions on design automation of electronic systems
;
16
, 3
;
2011
-
ISSN:
- Article (Journal) / Print
-
Title:Article 23 (21 pages) - Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm
-
Contributors:
-
Published in:
-
Publisher:
- New search for: ACM Press
-
Place of publication:New York, NY
-
Publication date:2011
-
ISSN:
-
ZDBID:
-
Type of media:Article (Journal)
-
Type of material:Print
-
Language:English
- New search for: 54.00
- Further information on Basic classification
-
Keywords:
-
Classification:
BKL: 54.00 -
Source:
Table of contents – Volume 16, Issue 3
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
-
SPECIAL SECTION ON MULTICORE PARALLEL CAD - Article 21 (2 pages) - Introduction: Algorithm Design and ProgrammingKeutzer, K et al. | 2011
-
Article 28 (17 pages) - Locality-Driven Parallel Static Analysis for Power Delivery NetworksZeng, Z et al. | 2011
-
Article 23 (21 pages) - Design and Implementation of a Throughput-Optimized GPU Floorplanning AlgorithmHan, Y et al. | 2011
-
Article 25 (23 pages) - Multithreaded Simulation for Synchronous Dataflow GraphsHsu, C-J et al. | 2011
-
Article 30 (26 pages) - Gate-Level Simulation with GPU ComputingChatterjee, D et al. | 2011
-
Article 31 (27 pages) - Hardware-Software Codesign of an Embedded Multiple-Supply Power Management Unit for Multicore SoCs Using an Adaptive Global/Local Power Allocation and Processing SchemeBondade, R et al. | 2011
-
Article 32 (21 pages) - Thread Warping: Dynamic and Transparent Synthesis of Thread AcceleratorsStitt, G et al. | 2011
-
Article 24 (14 pages) - GPU-Based Parallelization for Fast Circuit OptimizationLiu, Y et al. | 2011
-
Article 34 (33 pages) - A Metric for Quantifying Similarity between Timing Constraint Sets in Real-Time SystemsYu, Y et al. | 2011
-
Article 35 (17 pages) - 40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power ApplicationsAbouzeid, F et al. | 2011
-
Article 27 (31 pages) - A New Algorithm for VHDL Parallel SimulationGarcía-Dopico, A et al. | 2011
-
Article 29 (20 pages) - Massively Parallel Logic Simulation with GPUsZhu, Y et al. | 2011
-
Article 22 (23 pages) - Efficient and Deterministic Parallel Placement for FPGAsLudwin, A et al. | 2011
-
Article 26 (25 pages) - Accelerating UNISIM-Based Cycle-Level Microarchitectural Simulations on Multicore PlatformsLiao, X et al. | 2011
-
Article 33 (30 pages) - Chassis: A Platform for Verifying PMU Integration Using Autogenerated Behavioral ModelsAin, A et al. | 2011