A 1.5-V, 4-MHz CMOS Continuous-Time Filter with a Single-Integrator Based Tuning (English)
- New search for: Yoo, C.
- New search for: Lee, S.-W.
- New search for: Kim, W.
- New search for: Yoo, C.
- New search for: Lee, S.-W.
- New search for: Kim, W.
In:
IEEE JOURNAL OF SOLID STATE CIRCUITS
;
33
, 1
;
18-27
;
1998
-
ISSN:
- Article (Journal) / Print
-
Title:A 1.5-V, 4-MHz CMOS Continuous-Time Filter with a Single-Integrator Based Tuning
-
Contributors:
-
Published in:IEEE JOURNAL OF SOLID STATE CIRCUITS ; 33, 1 ; 18-27
-
Publisher:
- New search for: IEEE INSTITUTE OF ELECTRICAL AND ELECTRONICS
-
Publication date:1998-01-01
-
Size:10 pages
-
ISSN:
-
Type of media:Article (Journal)
-
Type of material:Print
-
Language:English
- New search for: 621 / 621.3
- Further information on Dewey Decimal Classification
-
Classification:
-
Source:
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Table of contents – Volume 33, Issue 1
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 2
-
The Multi-tanh Principle: A Tutorial OverviewGilbert, B. et al. | 1998
- 18
-
A (plus-minus) 1.5-V, 4-MHz CMOS Continuous-Time Filter with a Single-Integrator Based TuningYoo, C. et al. | 1998
- 18
-
A 1.5-V, 4-MHz CMOS Continuous-Time Filter with a Single-Integrator Based TuningYoo, C. / Lee, S.-W. / Kim, W. et al. | 1998
- 28
-
A Pseudologarithmic Rectifier Using Unbalanced Bias MFMOS Differential PairsMehrvarz, H.R. et al. | 1998
- 36
-
A Low-Voltage, Low Quiescent Current, Low Drop-Out RegulatorRincon-Mora, G.A. et al. | 1998
- 45
-
A Nyquist-Rate Delta-Sigma A-D ConverterKing, E.T. et al. | 1998
- 53
-
A PWM Signal Processing Core Circuit Based on a Switched Current Integration TechniqueNagata, M. et al. | 1998
- 61
-
An Integrated 200-MHz 3.3-V BiCMOS Class-IV Partial-Response Analog Viterbi DecoderShakiba, M.H. et al. | 1998
- 76
-
A 10-Gb-s Silicon Bipolar IC for PRBS TestingKromat, O. et al. | 1998
- 86
-
A 110-K Transistor 25-MPixels-s Configurable Image Transform Processor UnitMolloy, S. et al. | 1998
- 98
-
A BiCMOS Front-End System with Binary Delay Line for Capacitive Detector Read-OutWulleman, J. et al. | 1998
- 109
-
A Wireless Implantable Multichannel Digital Neural Recording System for a Micromachined Sieve ElectrodeAkin, T. et al. | 1998
- 119
-
20-Mb-s Erase-Record Flash Memory by Asymmetrical OperationKawahara, T. et al. | 1998
- 126
-
Internal Voltage Generator for Low Voltage, Quarter-Micrometer Flash MemoriesKawahara, T. et al. | 1998
- 133
-
A Fingerprint Sensor Based on the Feedback Capacitive Sensing SchemeTartagni, M. et al. | 1998
- 143
-
High-Speed, Low-Power BiCMOS Comparator Using a pMOS Variable LoadBoni, A. et al. | 1998
- 147
-
Optimizing MOS Transistor MismatchLovett, S.J. et al. | 1998
- 151
-
Improved Architectures for the Add-Compare-Select Operation in Long Constraint Length Viterbi DecodingPage, K. et al. | 1998
- 156
-
A High Slew-Rate Unity-Gain Low-Voltage Buffer with Large Active-Quiescent Current RatioTabatabaei, A. et al. | 1998
- 164
-
A Charge-Trapping-Based Technique to Design Low-Voltage BiCMOS Logic CircuitsSeng, Y.K. et al. | 1998
- 169
-
An Alternative Approach to the ROM-less Direct Digital SynthesisNieznanski, J. et al. | 1998
- 170
-
Authors' ReplyNakagawa, T. / Nosaka, H. et al. | 1998
- 170
-
An Alternative Approach to the ROM-less Direct Digital Synthesis: ReplyNakagawa, T. / Nosaka, H. et al. | 1998
- 171
-
Correction To "Physical Modeling Of Lateral Scaling In Bipolar Transistors"Schroter, M. / Walkey, D.J. et al. | 1998
- 172
-
Call for the Nomination of Administrative Committee Members| 1998
- 173
-
The IEEE Solid-State Circuits Society Predoctoral Fellowship for 1998-1999| 1998
- 175
-
IEEE Copyright Form| 1998