An Embedded 65 nm CMOS Baseband IQ 48 MHz-1 GHz Dual Tuner for DOCSIS 3.0 (English)
- New search for: Gatta, F
- New search for: Gatta, F
- New search for: Gomez, R
- New search for: Shin, Y
- New search for: Hayashi, T
- New search for: Zou, H
- New search for: Chang, J Y C
- New search for: Dauphinee, L
- New search for: Xiao, J
- New search for: Chang, D S-H
- New search for: Chih, T-H
- New search for: Brandolini, M
- New search for: Koh, D
- New search for: Hung, B J-J
- New search for: Wu, T
- New search for: Introini, M
- New search for: Cusmai, G
- New search for: Zencir, E
- New search for: Singor, F
- New search for: Eberhart, H
- New search for: Tan, L
- New search for: Currivan, B
- New search for: He, L
- New search for: Cangiane, P
- New search for: Vorenkamp, P
In:
IEEE journal of solid state circuits
;
44
, 12
; 3511-3526
;
2009
-
ISSN:
- Article (Journal) / Print
-
Title:An Embedded 65 nm CMOS Baseband IQ 48 MHz-1 GHz Dual Tuner for DOCSIS 3.0
-
Contributors:Gatta, F ( author ) / Gomez, R / Shin, Y / Hayashi, T / Zou, H / Chang, J Y C / Dauphinee, L / Xiao, J / Chang, D S-H / Chih, T-H
-
Published in:IEEE journal of solid state circuits ; 44, 12 ; 3511-3526
-
Publisher:
- New search for: IEEE
-
Place of publication:New York, NY
-
Publication date:2009
-
ISSN:
-
ZDBID:
-
Type of media:Article (Journal)
-
Type of material:Print
-
Language:English
- New search for: 770/5670
- New search for: 53.55 / 33.72 / 53.56 / 53.51
- Further information on Basic classification
-
Keywords:
-
Classification:
-
Source:
Table of contents – Volume 44, Issue 12
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 3225
-
Table of contents| 2009
- 3227
-
Introduction to the Special Issue on the 2009 IEEE International Solid-State Circuits ConferenceGutnik, Vadim / Klemmer, Nikolaus / Wang, Zhihua / Green, Michael / Thewes, Roland et al. | 2009
- 3232
-
A Chopper Current-Feedback Instrumentation Amplifier With a 1 mHz $1/f$ Noise Corner and an AC-Coupled Ripple Reduction LoopRong Wu, / Makinwa, K.A.A. / Huijsing, J.H. et al. | 2009
- 3244
-
A 1 MHz Bandwidth, 6 GHz 0.18 $\mu$m CMOS Type-I $\Delta \Sigma$ Fractional-N Synthesizer for WiMAX ApplicationsHedayati, H. / Khalil, W. / Bakkaloglu, B. et al. | 2009
- 3244
-
A 1 MHz Bandwidth, 6 GHz 0.18 μm CMOS Type-I Delta Sigma Fractional-N Synthesizer for WiMAX ApplicationsHedayati, H. / Khalil, W. / Bakkaloglu, B. et al. | 2009
- 3244
-
A 1 MHz Bandwidth, 6 GHz 0.18 µm CMOS Type-I ΔΣ Fractional-N Synthesizer for WiMAX ApplicationsHedayati, H et al. | 2009
- 3253
-
A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$Xiang Gao, / Klumperink, E.A.M. / Bohsali, M. / Nauta, B. et al. | 2009
- 3264
-
A 20 W/Channel Class-D Amplifier With Near-Zero Common-Mode Radiated EmissionsSiniscalchi, P.P. / Hester, R.K. et al. | 2009
- 3272
-
Low-Power High-Efficiency Class D Audio Power AmplifiersRojas-Gonzalez, M.A. / Sanchez-Sinencio, E. et al. | 2009
- 3285
-
A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOSChi-Hung Lin, / van der Goes, F.M.I. / Westra, J.R. / Mulder, J. / Yu Lin, / Arslan, E. / Ayranci, E. / Xiaodong Liu, / Bult, K. et al. | 2009
- 3285
-
A 12 bit 2.9 GS/s DAC with IM3 less-than -60 dBc beyond 1 GHz in 65 nm CMOSLin, Chi-Hung / Goes, Frank M.I. / Westra, Jan R. / Mulder, Jan / Lin, Yu / Arslan, Erol / Ayranci, Emre / Liu, Xiaodong / Bult, Klaas et al. | 2009
- 3294
-
A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist FrequencyTaft, R.C. / Francese, P.A. / Tursi, M.R. / Hidri, O. / MacKenzie, A. / Hohn, T. / Schmitz, P. / Werker, H. / Glenny, A. et al. | 2009
- 3305
-
A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADCDevarajan, S. / Singer, L. / Kelly, D. / Decker, S. / Kamath, A. / Wilkins, P. et al. | 2009
- 3314
-
A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion CorrectionPanigada, A. / Galton, I. et al. | 2009
- 3329
-
A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipeline ADCBrooks, L et al. | 2009
- 3329
-
A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADCBrooks, L. / Hae-Seung Lee, et al. | 2009
- 3344
-
A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOSPark, M. / Perrott, M.H. et al. | 2009
- 3344
-
A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time Delta Sigma ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 μm CMOSPark, M. / Perrott, M.H. et al. | 2009
- 3344
-
A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time ΔΣ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 µm CMOSPark, M et al. | 2009
- 3359
-
Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band InterferenceRu, Z. / Moseley, N.A. / Klumperink, E. / Nauta, B. et al. | 2009
- 3376
-
An Octave-Range, Watt-Level, Fully-Integrated CMOS Switching Power Mixer Array for Linearization and Back-Off-Efficiency ImprovementKousai, S. / Hajimiri, A. et al. | 2009
- 3393
-
A Fully Integrated Dual-Mode Highly Linear 2.4 GHz CMOS Power Amplifier for 4G WiMax ApplicationsChowdhury, D. / Hull, C.D. / Degani, O.B. / Wang, Y. / Niknejad, A.M. et al. | 2009
- 3403
-
W-Band CMOS Amplifiers Achieving $+$10 dBm Saturated Output Power and 7.5 dB NFSandstrom, D. / Varonen, M. / Karkkainen, M. / Halonen, K.A.I. et al. | 2009
- 3410
-
A 150 GHz Amplifier With 8 dB Gain and $+$6 dBm $P_{\rm sat}$ in Digital 65 nm CMOS Using Dummy-Prefilled Microstrip LinesMunkyo Seo, / Jagannathan, B. / Pekarik, J. / Rodwell, M.J.W. et al. | 2009
- 3410
-
A 150 GHz Amplifier With 8 dB Gain and +6 dBm Psat in Digital 65 nm CMOS Using Dummy-Prefilled Microstrip LinesSeo, M et al. | 2009
- 3422
-
A 4.75-GHz Fractional Frequency Divider-by-1.25 With TDC-Based All-Digital Spur Calibration in 45-nm CMOSPellerano, S. / Madoglio, P. / Palaskas, Y. et al. | 2009
- 3434
-
A 90 nm CMOS Low-Power 60 GHz Transceiver With Integrated Baseband CircuitryMarcu, C. / Chowdhury, D. / Thakkar, C. / Jung-Dong Park, / Ling-Kai Kong, / Tabesh, M. / Yanjie Wang, / Afshar, B. / Gupta, A. / Arbabian, A. et al. | 2009
- 3448
-
A Low-Power, Low-EVM, SAW-Less WCDMA Transmitter Using Direct Quadrature Voltage ModulationXin He, / van Sinderen, J. et al. | 2009
- 3459
-
A 10.8 mW Body Channel Communication/MICS Dual-Band Transceiver for a Unified Body Sensor Network ControllerNamjun Cho, / Joonsung Bae, / Hoi-Jun Yoo, et al. | 2009
- 3469
-
A Single-Chip Dual-Band 22–29-GHz/77–81-GHz BiCMOS Transceiver for Automotive RadarsJain, V. / Tzeng, F. / Lei Zhou, / Heydari, P. et al. | 2009
- 3486
-
A 2-mm$^{2}$ 0.1–5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOSGiannini, V. / Nuzzo, P. / Soens, C. / Vengattaramane, K. / Ryckaert, J. / Goffioul, M. / Debaillie, B. / Borremans, J. / Van Driessche, J. / Craninckx, J. et al. | 2009
- 3499
-
A 65 nm CMOS Inductorless Triple Band Group WiMedia UWB PHYLeenaerts, D. / van de Beek, R. / Bergervoet, J. / Kundur, H. / van der Weide, G. / Kapoor, A. / Tian Yan Pu, / Yu Fang, / Yu Juan Wang, / Mukkada, B.J. et al. | 2009
- 3511
-
An Embedded 65 nm CMOS Baseband IQ 48 MHz–1 GHz Dual Tuner for DOCSIS 3.0Gatta, F. / Gomez, R. / Shin, Y.J. / Hayashi, T. / Hanli Zou, / Chang, J.Y.C. / Dauphinee, L. / Jianhong Xiao, / Chang, D.S.-H. / Tai-Hong Chih, et al. | 2009
- 3526
-
A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOSByungsub Kim, / Yong Liu, / Dickson, T.O. / Bulzacchelli, J.F. / Friedman, D.J. et al. | 2009
- 3539
-
A 10-Gb/s Receiver With Track-and-Hold-Type Linear Phase Detector and Charge-Redistribution First-Order $\Delta\Sigma$ Modulator in 90-nm CMOSFukuda, K. / Yamashita, H. / Yuki, F. / Ono, G. / Nemoto, R. / Suzuki, E. / Takemoto, T. / Kono, M. / Saito, T. et al. | 2009
- 3539
-
A 10-Gb/s Receiver With Track-and-Hold-Type Linear Phase Detector and Charge-Redistribution First-Order ΔΣ Modulator in 90-nm CMOSFukuda, K et al. | 2009
- 3547
-
A 4-Channel 1.25–10.3 Gb/s Backplane Transceiver Macro With 35 dB Equalizer and Sign-Based Zero-Forcing Adaptive ControlHidaka, Y. / Weixin Gai, / Horie, T. / Jian Hong Jiang, / Koyanagi, Y. / Osone, H. et al. | 2009
- 3560
-
A 2.0 Gb/s Clock-Embedded Interface for Full-HD 10-Bit 120 Hz LCD Drivers With 1/5-Rate Noise-Tolerant Phase and Frequency RecoveryYamaguchi, K. / Hori, Y. / Nakajima, K. / Suzuki, K. / Mizuno, M. / Hayama, H. et al. | 2009
- 3568
-
A 40 Gb/s Multi-Data-Rate CMOS Transmitter and Receiver Chipset With SFI-5 Interface for Optical Transmission SystemsKaeriyama, S. / Amamiya, Y. / Noguchi, H. / Yamazaki, Z. / Yamase, T. / Hosoya, K. / Okamoto, M. / Tomari, S. / Yamaguchi, H. / Shoda, H. et al. | 2009
- 3580
-
A Single-40 Gb/s Dual-20 Gb/s Serializer IC With SFI-5.2 Interface in 65 nm CMOSKanda, K. / Tamura, H. / Yamamoto, T. / Matsubara, S. / Kibune, M. / Doi, Y. / Shibasaki, T. / Tzartzanis, N. / Kristensson, A. / Parikh, S. et al. | 2009
- 3580
-
A 40 Gb/s X1/20 Gb/s X2 Serializer IC With SFI-5.2 Interface in 65-nm CMOSKanda, K et al. | 2009
- 3590
-
A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency AcquisitionJri Lee, / Ke-Chung Wu, et al. | 2009
- 3603
-
A Charge-Multiplication CMOS Image Sensor Suitable for Low-Light-Level ImagingShimizu, R. / Arimoto, M. / Nakashima, H. / Misawa, K. / Ohno, T. / Nose, Y. / Watanabe, K. / Ohyama, T. et al. | 2009
- 3609
-
Pseudo-Continuous-Time Readout Circuit for a 300^o/s Capacitive 2-Axis Micro-GyroscopeAaltonen, L. / Halonen, K.A.I. et al. | 2009
- 3609
-
Pseudo-Continuous-Time Readout Circuit for a 300°/s Capacitive 2-Axis Micro-GyroscopeAaltonen, L et al. | 2009
- 3609
-
Pseudo-Continuous-Time Readout Circuit for a 300$^\circ$/s Capacitive 2-Axis Micro-GyroscopeAaltonen, L. / Halonen, K.A.I. et al. | 2009
- 3621
-
A 1.05 V 1.6 mW, 0.45 °C 3σ Resolution ΔΣ Based Temperature Sensor With Parasitic Resistance Compensation in 32 nm Digital CMOS ProcessLakdawala, H et al. | 2009
- 3621
-
A 1.05 V 1.6 mW, 0.45 ^oC 3 sigma Resolution Sigma Delta Based Temperature Sensor With Parasitic Resistance Compensation in 32 nm Digital CMOS ProcessLakdawala, H. / Li, Y.W. / Raychowdhury, A. / Taylor, G. / Soumyanath, K. et al. | 2009
- 3621
-
A 1.05 V 1.6 mW, 0.45 $^{\circ}$C 3 $\sigma$ Resolution $\Sigma\Delta$ Based Temperature Sensor With Parasitic Resistance Compensation in 32 nm Digital CMOS ProcessLakdawala, H. / Li, Y.W. / Raychowdhury, A. / Taylor, G. / Soumyanath, K. et al. | 2009
- 3631
-
A Wireless and Batteryless 10-Bit Implantable Blood Pressure Sensing Microsystem With Adaptive RF Powering for Real-Time Laboratory Mice MonitoringPeng Cong, / Chaimanonart, N. / Ko, W.H. / Young, D.J. et al. | 2009
- 3645
-
A Wireless IC for Time-Share Chemical and Electrical Neural RecordingRoham, M. / Covey, D.P. / Daberkow, D.P. / Ramsson, E.S. / Howard, C.D. / Heidenreich, B.A. / Garris, P.A. / Mohseni, P. et al. | 2009
- 3659
-
A Piecewise Linear 10 Bit DAC Architecture With Drain Current Modulation for Compact LCD Driver ICsYong-Joon Jeon, / Hyung-Min Lee, / Sung-Woo Lee, / Gyu-Hyeong Cho, / Hyoung Rae Kim, / Yoon-Kyung Choi, / Myunghee Lee, et al. | 2009
- 3676
-
2010 IEEE Radio Frequency Integrated Circuits Symposium| 2009
- 3677
-
2009 Index IEEE Journal of Solid-State Circuits Vol. 44| 2009
- C2
-
IEEE Journal of Solid-State Circuits publication information| 2009
- C3
-
IEEE Journal of Solid-State Circuits information for authors| 2009
-
SPECIAL ISSUE ON THE 2009 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC)| 2009