Synthesis of Implementations for Divide-and-Conquer Specifications (English)
- New search for: Bortin, Maksym
- Further information on Bortin, Maksym:
- https://orcid.org/http://orcid.org/0000-0003-4749-4987
- New search for: Lima, Lucas
- Further information on Lima, Lucas:
- https://orcid.org/https://orcid.org/0000-0003-1859-8437
- New search for: Molnár, Vince
- Further information on Molnár, Vince:
- https://orcid.org/https://orcid.org/0000-0002-8204-7595
- New search for: Bortin, Maksym
- Further information on Bortin, Maksym:
- https://orcid.org/http://orcid.org/0000-0003-4749-4987
In:
Formal Methods: Foundations and Applications
: 25th Brazilian Symposium, SBMF 2022, Virtual Event, December 6–9, 2022, Proceedings
;
Chapter: 5
;
73-88
;
2022
- Article/Chapter (Book) / Electronic Resource
-
Title:Synthesis of Implementations for Divide-and-Conquer Specifications
-
Additional title:Lect.Notes Computer
-
Contributors:
-
Conference:Brazilian Symposium on Formal Methods ; 2022
-
Published in:Formal Methods: Foundations and Applications : 25th Brazilian Symposium, SBMF 2022, Virtual Event, December 6–9, 2022, Proceedings ; Chapter: 5 ; 73-88Lecture Notes in Computer Science ; 13768 ; 73-88
-
Publisher:
- New search for: Springer International Publishing
-
Place of publication:Cham
-
Publication date:2022-12-01
-
Size:16 pages
-
ISBN:
-
ISSN:
-
DOI:
-
Type of media:Article/Chapter (Book)
-
Type of material:Electronic Resource
-
Language:English
-
Keywords:
-
Source:
Table of contents eBook
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 1
-
An Efficient Customized Clock Allocation Algorithm for a Class of Timed AutomataSaeedloei, Neda / Kluźniak, Feliks et al. | 2022
- 2
-
Formalization of Functional Block Diagrams Using HOL Theorem ProvingAbdelghany, Mohamed / Tahar, Sofiène et al. | 2022
- 3
-
A Sound Strategy to Compile General Recursion into Finite Depth Pattern MatchingAmaro, Maycon J. J. / Feitosa, Samuel S. / Ribeiro, Rodrigo G. et al. | 2022
- 4
-
Automatic Generation of Verified Concurrent Hardware Using VHDLSilva, Luciano / Oliveira, Marcel et al. | 2022
- 5
-
Synthesis of Implementations for Divide-and-Conquer SpecificationsBortin, Maksym et al. | 2022
- 6
-
Compositional Verification of Simulink Block Diagrams Using tock-\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$CSP$$\end{document} and CSP-ProverJesus, Joabe / Sampaio, Augusto et al. | 2022
- 7
-
Excommunication: Transforming \documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\pi $$\end{document}-Calculus Specifications to Remove Internal CommunicationHamilton, Geoff W. / Aziz, Benjamin et al. | 2022
- 8
-
Level-Up - From Bits to WordsGüdemann, Matthias / Riedl, Klaus et al. | 2022