Delay Fault Coverage Enhancement by Partial Clocking for Low-Power Designs With Heavily Gated Clocks (English)
- New search for: Baeg, S.
- New search for: Baeg, S.
In:
IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
;
26
, 12
;
2215-2221
;
2007
-
ISSN:
- Article (Journal) / Print
-
Title:Delay Fault Coverage Enhancement by Partial Clocking for Low-Power Designs With Heavily Gated Clocks
-
Contributors:Baeg, S. ( author )
-
Published in:IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS ; 26, 12 ; 2215-2221
-
Publisher:
- New search for: IEEE INSTITUTE OF ELECTRICAL AND ELECTRONICS
-
Publication date:2007-01-01
-
Size:7 pages
-
ISSN:
-
Type of media:Article (Journal)
-
Type of material:Print
-
Language:English
- New search for: 621.38173 / 621
- Further information on Dewey Decimal Classification
-
Classification:
-
Source:
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Table of contents – Volume 26, Issue 12
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 2089
-
Analog Design - Hierarchical Harmonic-Balance Methods for Frequency-Domain Analog-Circuit AnalysisDong, W. et al. | 2007
- 2089
-
Hierarchical Harmonic-Balance Methods for Frequency-Domain Analog-Circuit AnalysisWei Dong, / Peng Li, et al. | 2007
- 2102
-
Architectural Design - Automatic Design Space Exploration of Register Bypasses in Embedded ProcessorsShrivastava, A. et al. | 2007
- 2102
-
Automatic Design Space Exploration of Register Bypasses in Embedded ProcessorsShrivastava, A. / Park Sanghyun, / Earlie, E. / Dutt, N.D. / Nicolau, A. / Paek Yunheung, et al. | 2007
- 2116
-
Modeling - A Piecewise-Linear Moment-Matching Approach to Parameterized Model-Order Reduction for Highly Nonlinear SystemsBond, B.N. et al. | 2007
- 2116
-
A Piecewise-Linear Moment-Matching Approach to Parameterized Model-Order Reduction for Highly Nonlinear SystemsBond, B.N. / Daniel, L. et al. | 2007
- 2130
-
BoxRouter: A New Global Router Based on Box Expansion and Progressive ILPMinsik Cho, / Pan, D.Z. et al. | 2007
- 2130
-
Physical Design - BoxRouter: A New Global Router Based on Box Expansion and Progressive ILPCho, M. et al. | 2007
- 2144
-
Detailed Placement for Enhanced Control of Resist and Etch CDsGupta, P. / Kahng, A.B. / Park Chul-Hong, et al. | 2007
- 2144
-
Physical Design - Detailed Placement for Enhanced Control of Resist and Etch CDsGupta, P. et al. | 2007
- 2158
-
Diffusion-Based Placement Migration With Application on LegalizationHaoxing Ren, / Pan, D.Z. / Alpert, C.J. / Villarrubia, P.G. / Gi-Joon Nam, et al. | 2007
- 2158
-
Physical Design - Diffusion-Based Placement Migration With Application on LegalizationRen, H. et al. | 2007
- 2173
-
Physical Design - ECO-System: Embracing the Change in PlacementRoy, J.A. et al. | 2007
- 2173
-
ECO-System: Embracing the Change in PlacementRoy, J.A. / Markov, I.L. et al. | 2007
- 2186
-
System Design - Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual SynchronizationYi, Y. et al. | 2007
- 2186
-
Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual SynchronizationYoungmin Yi, / Dohyung Kim, / Soonhoi Ha, et al. | 2007
- 2201
-
Testing Network-on-Chip Communication FabricsGrecu, C. / Ivanov, A. / Saleh, R. / Pande, P.P. et al. | 2007
- 2201
-
Testing - Testing Network-on-Chip Communication FabricsGrecu, C. et al. | 2007
- 2215
-
Delay Fault Coverage Enhancement by Partial Clocking for Low-Power Designs With Heavily Gated ClocksSanghyeon Baeg, et al. | 2007
- 2215
-
SHORT PAPERS - Delay Fault Coverage Enhancement by Partial Clocking for Low-Power Designs With Heavily Gated ClocksBaeg, S. et al. | 2007
- 2222
-
A Bus-Encoding Scheme for Crosstalk Elimination in High-Performance Processor DesignWen-Wen Hsieh, / Po-Yuan Chen, / Chun-Yao Wang, / TingTing Hwang, et al. | 2007
- 2222
-
SHORT PAPERS - A Bus-Encoding Scheme for Crosstalk Elimination in High-Performance Processor DesignHsieh, W.-W. et al. | 2007
- 2228
-
ANNOUNCEMENTS - Information for Authors| 2007
- 2228
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Information for authors| 2007
- 2229
-
2007 Index IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 26| 2007
- 2229
-
2007 INDEX| 2007
- C1
-
Table of contents| 2007
- C2
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems publication information| 2007
- C3
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems society information| 2007