Frame-Based Packet-Mode Scheduling for Input-Queued Switches (English)
- New search for: Jianyu Lou,
- New search for: Xiaojun Shen,
- New search for: Jianyu Lou,
- New search for: Xiaojun Shen,
In:
IEEE Transactions on Computers
;
58
, 7
;
956-969
;
2009
- Article (Journal) / Electronic Resource
-
Title:Frame-Based Packet-Mode Scheduling for Input-Queued Switches
-
Contributors:Jianyu Lou, ( author ) / Xiaojun Shen, ( author )
-
Published in:IEEE Transactions on Computers ; 58, 7 ; 956-969
-
Publisher:
- New search for: IEEE
-
Publication date:2009-07-01
-
Size:2729510 byte
-
ISSN:
-
DOI:
-
Type of media:Article (Journal)
-
Type of material:Electronic Resource
-
Language:English
-
Source:
Table of contents – Volume 58, Issue 7
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 865
-
Process-Variation-Aware Adaptive Cache Architecture and ManagementMutyam, M. / Feng Wang, / Krishnan, R. / Narayanan, V. / Kandemir, M. / Yuan Xie, / Irwin, M.J. et al. | 2009
- 865
-
Cache Memory - Process-Variation-Aware Adaptive Cache Architecture and ManagementMutyam, M. et al. | 2009
- 878
-
Efficient Software-Based Encoding and Decoding of BCH CodesJunho Cho, / Wonyong Sung, et al. | 2009
- 878
-
Coding Theory - Efficient Software-Based Encoding and Decoding of BCH CodesCho, J. et al. | 2009
- 890
-
A Floating-Point Unit for 4D Vector Inner Product with Reduced LatencyDonghyun Kim, / Lee-Sup Kim, et al. | 2009
- 890
-
Computer Arithmetic - A Floating-Point Unit for 4D Vector Inner Product with Reduced LatencyKim, D. et al. | 2009
- 902
-
Decimal Floating-Point MultiplicationErle, M.A. / Hickmann, B.J. / Schulte, M.J. et al. | 2009
- 917
-
High-Performance Hardware Architectures for Galois Counter ModeSatoh, A. / Sugawara, T. / Aoki, T. et al. | 2009
- 931
-
A Process Algebraic View of Latency-Insensitive SystemsKapoor, H.K. et al. | 2009
- 945
-
A Homogeneous Architecture for Power Policy Integration in Operating SystemsPettis, N. / Yung-Hsiang Lu, et al. | 2009
- 931
-
Formal Methods and Specifications - A Process Algebraic View of Latency-Insensitive SystemsKapoor, H.K. et al. | 2009
- 956
-
Frame-Based Packet-Mode Scheduling for Input-Queued SwitchesJianyu Lou, / Xiaojun Shen, et al. | 2009
- 945
-
Operating Systems, Software Systems, and Communication Protocols - A Homogeneous Architecture for Power Policy Integration in Operating SystemsPettis, N. et al. | 2009
- 956
-
Scheduling - Frame-Based Packet-Mode Scheduling for Input-Queued SwitchesLou, J. et al. | 2009
- 970
-
Collusive Piracy Prevention in P2P Content Delivery NetworksXiaosong Lou, / Kai Hwang, et al. | 2009
- 970
-
Security - Collusive Piracy Prevention in P2P Content Delivery NetworksLou, X. et al. | 2009
- 984
-
Hardware Architecture for High-Performance Regular Expression MatchingTsern-Huei Lee, et al. | 2009
- 984
-
Theory and Algorithms - Hardware Architecture for High-Performance Regular Expression MatchingLee, T.-H. et al. | 2009
- 994
-
Accurate Floating-Point Product and ExponentiationGraillat, S. et al. | 2009
- 994
-
BRIEF CONTRIBUTIONS - Accurate Floating-Point Product and ExponentiationGraillat, S. et al. | 2009
- 1001
-
Efficient Bit-Parallel GF(2^m) Multiplier for a Large Class of Irreducible PentanomialsCilardo, A. et al. | 2009
- c1
-
[Front cover]| 2009
- c2
-
[Inside front cover]| 2009
- c3
-
TC Information for authors| 2009
- c4
-
[Back cover]| 2009