IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information (English)
In:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
;
20
, 3
;
C2
;
2012
- Article (Journal) / Electronic Resource
-
Title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information
-
Published in:
-
Publisher:
- New search for: IEEE
-
Publication date:2012-03-01
-
Size:41771 byte
-
ISSN:
-
DOI:
-
Type of media:Article (Journal)
-
Type of material:Electronic Resource
-
Language:English
-
Source:
Table of contents – Volume 20, Issue 3
The tables of contents are generated automatically and are based on the data records of the individual contributions available in the index of the TIB portal. The display of the Tables of Contents may therefore be incomplete.
- 393
-
A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its ApplicationJungwon Han, / Kwisung Yoo, / Dongmyung Lee, / Kangyeop Park, / Wonseok Oh, / Sung Min Park, et al. | 2012
- 393
-
Analog Design - A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its ApplicationHan, J et al. | 2012
- 400
-
A 3-5 GHz Current-Reuse -Boosted CG LNA for Ultrawideband in 130 nm CMOSKhurram, M. / Hasan, S.M.R. et al. | 2012
- 400
-
A 3-5 GHz Current-Reuse gm-Boosted CG LNA for Ultrawideband in 130 nm CMOSKhurram, M et al. | 2012
- 410
-
Test Pattern Generation of Relaxed $n$-Detect Test SetsNeophytou, S. N. / Michael, M. K. et al. | 2012
- 410
-
Testing - Test Pattern Generation of Relaxed n-Detect Test SetsNeophytou, S N et al. | 2012
- 410
-
Test Pattern Generation of Relaxed -Detect Test SetsNeophytou, S.N. / Michael, M.K. et al. | 2012
- 424
-
Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate DelaysSanyal, A. / Ganeshpure, K. / Kundu, S. et al. | 2012
- 437
-
VLSI Design - Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video CodingNunez-Yanez, J L et al. | 2012
- 437
-
Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video CodingNunez-Yanez, J. L. / Nabina, A. / Hung, E. / Vafiadis, G. et al. | 2012
- 449
-
Toeplitz Matrix Approach for Binary Field Multiplication Using QuadrinomialsHasan, M. A. / Namin, A. H. / Negre, C. et al. | 2012
- 459
-
Physical Design - NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global RoutingDai, K-R et al. | 2012
- 459
-
NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global RoutingKe-Ren Dai, / Wen-Hao Liu, / Yih-Lang Li, et al. | 2012
- 473
-
SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning ProblemsJai-Ming Lin, / Zhi-Xiong Hung, et al. | 2012
- 485
-
ECOS: Stable Matching Based Metal-Only ECO SynthesisJiang, Iris Hui-Ru / Hua-Yu Chang, et al. | 2012
- 498
-
A Framework for Layout-Dependent STI Stress Analysis and Stress-Aware Circuit OptimizationJiying Xue, / Yangdong Deng, / Zuochang Ye, / Hongrui Wang, / Liu Yang, / Zhiping Yu, et al. | 2012
- 512
-
Stack Aware Threshold Voltage Assignment in 3-D Multicore DesignsChakraborty, K. / Roy, S. et al. | 2012
- 512
-
Low Power Design - Stack Aware Threshold Voltage Assignment in 3-D Multicore DesignsChakraborty, K et al. | 2012
- 523
-
Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution NetworksChattopadhyay, A. / Zilic, Z. et al. | 2012
- 523
-
Clocking - Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution NetworksChattopadhyay, A et al. | 2012
- 537
-
Raising FPGA Logic Density Through Synthesis-Inspired ArchitectureAnderson, J. H. / Qiang Wang, / Ravishankar, C. et al. | 2012
- 537
-
Architecture - Raising FPGA Logic Density Through Synthesis-Inspired ArchitectureAnderson, J H et al. | 2012
- 551
-
Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT ProcessingXuan Guan, / Yunsi Fei, / Hai Lin, et al. | 2012
- 564
-
TRANSACTIONS BRIEFS - A 15 MHz to 600 MHz, 20 mW, 0.38 mm2 Split-Control, Fast Coarse Locking Digital DLL in 0.13 μm CMOSHoyos, S et al. | 2012
- 564
-
A 15 MHz to 600 MHz, 20 mW, 0.38 mm $^{2}$ Split-Control, Fast Coarse Locking Digital DLL in 0.13 $\mu$ m CMOSHoyos, S. / Tsang, C. W. / Vanderhaegen, J. / Yun Chiu, / Aibara, Y. / Khorramabadi, H. / Nikolic, B. et al. | 2012
- 568
-
High-Throughput Interpolator Architecture for Low-Complexity Chase Decoding of RS CodesGarcia-Herrero, F. / Canet, M. J. / Valls, J. / Meher, P. K. et al. | 2012
- 573
-
Enhancing Electromagnetic Analysis Using Magnitude Squared IncoherenceDehbaoui, A. / Lomne, V. / Ordas, T. / Torres, L. / Robert, M. / Maurine, P. et al. | 2012
- 578
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems information for authors| 2012
- 579
-
Have you visited lately? www.ieee.org [advertisement]| 2012
- 580
-
Quality without compromise [advertisement]| 2012
- C1
-
Table of contents| 2012
- C2
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information| 2012
- C3
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information| 2012